Search

Xiaoshan S Zuo

from Union City, CA
Age ~55
Get Report
Also known as:
Xiaoshan X Zuo, Xiao Shan Zuo, Xiao-Shan Zuo, N Zuo
Related to:
Yi I Zhang, 50Qun Zou Xiao, 71Wen Zhang Hao, 46Zuo Zhang, 57Zuo J Zhang, 73Jane ZuoMan P Guan, 74Zou Xiaoqun, 71
Connected to:
Cheng S Zuo, 57Daxin Zuo, 66George W Zuo, 44Haijing Zuo, 59Jianyi Y Zuo, 61Jing Zuo, 43Kang N Zuo, 63Mei Zuo, 32Ting Zuo, 34Xiangsheng Zuo, 58

Xiaoshan Zuo Phones & Addresses

  • Union City, CA
  • 45750 Cheyenne Ct, Fremont, CA 94539 (510) 438-8919
  • 2505 Royalridge Way, Santa Clara, CA 95051 (408) 983-2469 (408) 246-4684
  • Brentwood, NY
  • 1150 Ranchero Way, San Jose, CA 95117 (408) 983-2469
  • 1200 Ranchero Way, San Jose, CA 95117
  • Alameda, CA
  • Notre Dame, IN
  • Mishawaka, IN
  • 45750 Cheyenne Pl, Fremont, CA 94539 (408) 983-2469

Work

Company: Nimble storage Jun 2008 Position: Software engineer

Education

Degree: Masters, Master of Science In Electrical Engineering School / High School: University of Notre Dame Aug 1995 to Oct 1998 Specialities: Electrical Engineering

Skills

Kernel • Linux • Tcp/Ip • Unix • Virtualization • Storage • Solaris • High Availability • Distributed Systems • Device Drivers • Cluster

Ranks

Certificate: Deep Learning Specialization

Industries

Computer Software

Resumes

Resumes

Xiaoshan Zuo Photo 1

Software Engineer

View page
Location:
San Francisco, CA
Industry:
Computer Software
Work:
Nimble Storage
Software Engineer
Data Domain Dec 2007 - Jun 2008
Software Engineer
Symantec Dec 2004 - Dec 2007
Senior Principle Software Engineer
Vinesys Technology Feb 2003 - Dec 2004
Engineer
Symantec Jan 2000 - Feb 2003
Staff Software Engineer
Education:
University of Notre Dame Aug 1995 - Oct 1998
Masters, Master of Science In Electrical Engineering, Electrical Engineering Chinese Academy of Sciences Sep 1992 - Jul 1995
Masters, Master of Science In Electrical Engineering Zhejiang University Sep 1988 - Jul 1992
Bachelors, Electronics
Skills:
Kernel
Linux
Tcp/Ip
Unix
Virtualization
Storage
Solaris
High Availability
Distributed Systems
Device Drivers
Cluster
Certifications:
Deep Learning Specialization

Publications

Us Patents

Pcie Nvram Card Based On Nvdimm

View page
US Patent:
20120131253, May 24, 2012
Filed:
Nov 18, 2011
Appl. No.:
13/300426
Inventors:
Thomas P. McKnight - San Jose CA, US
Xiaoshan Zuo - Fremont CA, US
Umesh Maheshwari - San Jose CA, US
International Classification:
G06F 13/36
G06F 13/20
US Classification:
710308, 710313
Abstract:
A memory system controller includes one or more sockets for accommodating NVDIMM cards produced by different NVDIMM providers; a PCIe interface for coupling the memory system controller to a host; and a controller coupled to the PCIe interface over a PCIe-compliant connection and to the one or more sockets over respective DDR2 connections. The controller is configured to manage data transfers between the host and a specified one of the NVDIMM sockets in which an NVDIMM card is accommodated as DMA reads and writes, format data received from the PCIe interface for transmission to the specified NVDIMM socket over the corresponding one or more DDR2 interfaces, and initiate save and restore operations on the NVDIMM card accommodated within the specified NVDIMM socket in response to power failure and power restoration indications.

Storage Device Interface And Methods For Using Same

View page
US Patent:
20150121137, Apr 30, 2015
Filed:
Jan 8, 2015
Appl. No.:
14/592799
Inventors:
- San Jose CA, US
Xiaoshan Zuo - Fremont CA, US
Umesh Maheshwari - San Jose CA, US
International Classification:
G06F 11/14
G06F 13/28
US Classification:
714 15
Abstract:
A memory system controller includes one or more sockets for accommodating NVDIMM cards produced by different NVDIMM providers; a PCIe interface for coupling the memory system controller to a host; and a controller coupled to the PCIe interface over a PCIe-compliant connection and to the one or more sockets over respective DDR2 connections. The controller is configured to manage data transfers between the host and a specified one of the NVDIMM sockets in which an NVDIMM card is accommodated as DMA reads and writes, format data received from the PCIe interface for transmission to the specified NVDIMM socket over the corresponding one or more DDR2 interfaces, and initiate save and restore operations on the NVDIMM card accommodated within the specified NVDIMM socket in response to power failure and power restoration indications.
Control profile
Xiaoshan S Zuo from Union City, CA, age ~55 Get Report