Search

Troy Cherasaro

from Commerce City, CO
Age ~47
Get Report
Related to:
David A GoodrichSaundra S Goodrich, 91Earlene GoodrichAugust Cherasaro, 79Melba Goodrich, 95Jason Goodrich
Connected to:
Craig J Cherashore, 55Sheri Cheraso, 60Phyllis G Cherault, 95John M Cheraz, 53Brad C Cherb, 63John J Cherb, 90Phyllis Cherba, 54Susan T Cherba, 71Michael V Cherbakov, 64Natalie S Cherbaka, 49

Troy Cherasaro Phones & Addresses

  • 15378 E 101St Way, Commerce City, CO 80022
  • Manassas, VA
  • 824 Autumn Ridge Rd, Culpeper, VA 22701
  • Colorado Springs, CO
  • Thornton, CO
  • Charlottesville, VA
  • Boulder, CO

Work

Company: Cardinal peak Aug 2015 Position: Senior electrical and computer engineer

Education

Degree: Master of Science, Masters School / High School: George Mason University 2003 to 2008 Specialities: Computer Engineering, Design

Industries

Computer Software

Resumes

Resumes

Troy Cherasaro Photo 1

Senior Electrical And Computer Engineer

View page
Location:
15378 east 101St Way, Commerce City, CO 80022
Industry:
Computer Software
Work:
Cardinal Peak
Senior Electrical and Computer Engineer
Lockheed Martin
Senior Computer Systems Architect
Education:
George Mason University 2003 - 2008
Master of Science, Masters, Computer Engineering, Design University of Colorado Boulder 1997 - 2000
Bachelors, Bachelor of Science, Electrical Engineering Colorado School of Mines 1995 - 1996

Publications

Us Patents

Pipeline Accelerator Including Pipeline Circuits In Communication Via A Bus, And Related System And Method

View page
US Patent:
7386704, Jun 10, 2008
Filed:
Oct 9, 2003
Appl. No.:
10/683932
Inventors:
Kenneth R. Schulz - Manassas VA, US
John W. Rapp - Manassas VA, US
Larry Jackson - Manassas VA, US
Mark Jones - Centreville VA, US
Troy Cherasaro - Culpeper VA, US
Assignee:
Lockheed Martin Corporation - Bethesda MD
International Classification:
G06F 9/38
US Classification:
712 15, 712 34
Abstract:
A pipeline accelerator includes a bus and a plurality of pipeline units, each unit coupled to the bus and including at least one respective hardwired-pipeline circuit. By including a plurality of pipeline units in the pipeline accelerator, one can increase the accelerator's data-processing performance as compared to a single-pipeline-unit accelerator. Furthermore, by designing the pipeline units so that they communicate via a common bus, one can alter the number of pipeline units, and thus alter the configuration and functionality of the accelerator, by merely coupling or uncoupling pipeline units to or from the bus. This eliminates the need to design or redesign the pipeline-unit interfaces each time one alters one of the pipeline units or alters the number of pipeline units within the accelerator.

Configuring A Portion Of A Pipeline Accelerator To Generate Pipeline Date Without A Program Instruction

View page
US Patent:
7418574, Aug 26, 2008
Filed:
Oct 9, 2003
Appl. No.:
10/684102
Inventors:
Chandan Mathur - Manassas VA, US
Scott Hellenbach - Amissville VA, US
John W. Rapp - Manassas VA, US
Larry Jackson - Manassas VA, US
Mark Jones - Centreville VA, US
Troy Cherasaro - Culpeper VA, US
Assignee:
Lockheed Martin Corporation - Manassas VA
International Classification:
G06F 15/76
US Classification:
712 15, 712 2, 712 34
Abstract:
A peer-vector machine includes a host processor and a hardwired pipeline accelerator. The host processor executes a program, and, in response to the program, generates host data, and the pipeline accelerator generates pipeline data from the host data. Alternatively, the pipeline accelerator generates the pipeline data, and the host processor generates the host data from the pipeline data. Because the peer-vector machine includes both a processor and a pipeline accelerator, it can often process data more efficiently than a machine that includes only processors or only accelerators. For example, one can design the peer-vector machine so that the host processor performs decision-making and non-mathematically intensive operations and the accelerator performs non-decision-making and mathematically intensive operations. By shifting the mathematically intensive operations to the accelerator, the peer-vector machine often can, for a given clock frequency, process data at a speed that surpasses the speed at which a processor-only machine can process the data.

Programmable Circuit And Related Computing Machine And Method

View page
US Patent:
7373432, May 13, 2008
Filed:
Oct 9, 2003
Appl. No.:
10/684057
Inventors:
John W. Rapp - Manassas VA, US
Larry Jackson - Manassas VA, US
Mark Jones - Centreville VA, US
Troy Cherasaro - Culpeper VA, US
Assignee:
Lockheed Martin - Manassas VA
International Classification:
G06F 3/00
G06F 15/76
H03K 19/00
US Classification:
710 8, 712 10, 712 37, 716 16, 716 17
Abstract:
A programmable circuit receives configuration data from an external source, stores the firmware in a memory, and then downloads the firmware from the memory. Such a programmable circuit allows a system, such as a computing machine, to modify the programmable circuit's configuration, thus eliminating the need for manually reprogramming the configuration memory. For example, if the programmable circuit is an FPGA that is part of a pipeline accelerator, a processor coupled to the accelerator can modify the configuration of the FPGA. More specifically, the processor retrieves from a configuration registry firmware that represents the modified configuration, and sends the firmware to the FPGA, which then stores the firmware in a memory such as an electrically erasable and programmable read-only memory (EEPROM). Next, the FPGA downloads the firmware from the memory into its configuration registers, and thus reconfigures itself to have the modified configuration.

Pipeline Accelerator Having Multiple Pipeline Units And Related Computing Machine And Method

View page
US Patent:
8250341, Aug 21, 2012
Filed:
May 2, 2008
Appl. No.:
12/151116
Inventors:
Kenneth R Schulz - Manassas VA, US
John W Rapp - Manassas VA, US
Larry Jackson - Manassas VA, US
Mark Jones - Centreville VA, US
Troy Cherasaro - Culpeper VA, US
Assignee:
Lockheed Martin Corporation - Bethesda MD
International Classification:
G06F 15/00
US Classification:
712 34, 713600, 710305, 712 37
Abstract:
A pipeline accelerator includes a bus and a plurality of pipeline units, each unit coupled to the bus and including at least one respective hardwired-pipeline circuit. By including a plurality of pipeline units in the pipeline accelerator, one can increase the accelerator's data-processing performance as compared to a single-pipeline-unit accelerator. Furthermore, by designing the pipeline units so that they communicate via a common bus, one can alter the number of pipeline units, and thus alter the configuration and functionality of the accelerator, by merely coupling or uncoupling pipeline units to or from the bus. This eliminates the need to design or redesign the pipeline-unit interfaces each time one alters one of the pipeline units or alters the number of pipeline units within the accelerator.

Pipeline Accelerator For Improved Computing Architecture And Related System And Method

View page
US Patent:
20040136241, Jul 15, 2004
Filed:
Oct 9, 2003
Appl. No.:
10/683929
Inventors:
John Rapp - Manassas VA, US
Larry Jackson - Manassas VA, US
Mark Jones - Centreville VA, US
Troy Cherasaro - Culpeper VA, US
Assignee:
Lockheed Martin Corporation
International Classification:
G11C005/00
US Classification:
365/189050
Abstract:
A pipeline accelerator includes a memory and a hardwired-pipeline circuit coupled to the memory. The hardwired-pipeline circuit is operable to receive data, load the data into the memory, retrieve the data from the memory, process the retrieved data, and provide the processed data to an external source. In addition or in the alternative, the hardwired-pipeline circuit is operable to receive data, process the received data, load the processed data into the memory, retrieve the processed data from the memory, and provide the retrieved processed data to an external source. Where the pipeline accelerator is coupled to a processor as part of a peer-vector machine, the memory facilitates the transfer of data—whether unidirectional or bidirectional—between the hardwired-pipeline circuit(s) and an application that the processor executes.

Computer-Based Tool And Method For Designing An Electronic Circuit And Related System

View page
US Patent:
20060230377, Oct 12, 2006
Filed:
Oct 3, 2005
Appl. No.:
11/243509
Inventors:
John Rapp - Manassas VA, US
Scott Hellenbach - Amissville VA, US
T. Kurian - Manassas VA, US
D. Schooley - Manassas VA, US
Troy Cherasaro - Culpeper VA, US
International Classification:
G06F 17/50
US Classification:
716018000
Abstract:
A computer-based circuit-design tool includes a front end, an interpreter coupled to the front end, and a generator coupled the interpreter. The front end receives symbols that define an algorithm, and the interpreter parses the algorithm into respective algorithm portions. The generator identifies a corresponding circuit template for each of the algorithm portions, each template defining a circuit for executing the respective algorithm portion, and interconnects the identified templates such that the interconnected templates define a circuit that is operable to execute the algorithm. As compared to prior design tools, this tool may decrease the time and effort required to design a circuit for instantiation on a programmable logic integrated circuit (PLIC) or on an application-specific integrated circuit (ASIC) by allowing one to construct the circuit from previously written templates that define previously tested and debugged circuits.
Control profile
Troy Cherasaro from Commerce City, CO, age ~47 Get Report