Inventors:
Gary Lynn Miller - Round Rock TX
Kuppuswamy Raghunathan - Austin TX
Timothy Ernest Litch - Austin TX
Marcella Evelyn Meyer - Austin TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
G06F 104
Abstract:
Referring to FIGS. 20-24, in one embodiment, data can be transferred from the data register of a top adjacent timer channel (e. g. 400 in FIG. 20) to the data register of the timer channel itself (401), and from the data register of the timer channel itself (401) to the data register of the bottom adjacent timer channel (402). By programming control register bits (e. g. DVB bits 425-426, DTC bits 423-424, and DTS bits 427-428 in FIG. 21) of selected timer channels (401) to perform these inter-channel data transfers, both stacks and FIFO structures can be formed and used. Stack and FIFO data storage structures can reduce the frequency of service required by the timer channels (400-402), and thus reduce the number of interrupts which must be responded to by a CPU (13 in FIG. 1).
