Search

Sudheer Mogilappagari Phones & Addresses

  • Hillsboro, OR
  • Santa Clara, CA
  • Union City, CA
  • 871 NE 62Nd Ave APT G, Hillsboro, OR 97124

Work

Company: Intel corporation Nov 1, 2009 Position: Software engineer

Education

Degree: Master of Science, Masters School / High School: Portland State University 2007 to 2008 Specialities: Computer Science

Skills

Testing • Perl • Debugging • Cisco Technologies • C++ • Tcl • Programming • C • Playready • Drm • Security • Device Drivers • Embedded Systems • Software Engineering • Firmware • Algorithms • Qos • Routing Protocols • Networking

Languages

English • Telugu • Hindi • Tamil

Industries

Computer Software

Resumes

Resumes

Sudheer Mogilappagari Photo 1

Software Engineer

View page
Location:
19750 northwest Phillips Rd, Hillsboro, OR 97124
Industry:
Computer Software
Work:
Intel Corporation
Software Engineer

Intel Corporation Nov 2008 - Oct 2009
Graduate Intern

Cisco Jun 2001 - Mar 2007
Software Engineer

Indegene Jan 2001 - Jun 2001
Programming Intern
Education:
Portland State University 2007 - 2008
Master of Science, Masters, Computer Science
Birla Institute of Technology and Science, Pilani 1997 - 2001
Master of Science, Masters, Information Systems
Skills:
Testing
Perl
Debugging
Cisco Technologies
C++
Tcl
Programming
C
Playready
Drm
Security
Device Drivers
Embedded Systems
Software Engineering
Firmware
Algorithms
Qos
Routing Protocols
Networking
Languages:
English
Telugu
Hindi
Tamil

Publications

Us Patents

Method, Device, And System For Protecting And Securely Delivering Media Content

View page
US Patent:
20130275769, Oct 17, 2013
Filed:
Dec 15, 2011
Appl. No.:
13/976042
Inventors:
Hormuzd M. Khosravi - Portland OR, US
Sudheer Mogilappagari - Hillsboro OR, US
Priyalee Kushwaha - Hillsboro OR, US
Sunil A. Cheruvu - Chandler AZ, US
David A. Schollmeyer - Chandler AZ, US
International Classification:
G06F 21/60
US Classification:
713189
Abstract:
A method, device, and system for protecting and securely delivering media content includes configuring a memory controller of a system-on-a-chip (SOC) to establish a protected memory region, authenticating a firmware of a hardware peripheral using a security engine of the SOC, and storing the authenticated firmware in the protected memory region. The security engine may authenticate the firmware by authenticating a peripheral cryptographic key used to encrypt the firmware. Only authenticated hardware peripherals may access the protected memory region.

Host Operating System Independent Storage-Related Remote Access And Operations

View page
US Patent:
20100306177, Dec 2, 2010
Filed:
May 29, 2009
Appl. No.:
12/475216
Inventors:
Hormuzd M. Khosravi - Portland OR, US
Yasser Rasheed - Beaverton OR, US
Dominic Fulginiti - Beaverton OR, US
Tim Abels - Beaverton OR, US
Divya Naidu Kolar Sunder - Beaverton OR, US
Sudheer Mogilappagari - Hillsboro OR, US
International Classification:
G06F 12/14
G06F 12/00
G06F 21/00
G06F 12/16
US Classification:
707674, 726 26, 726 4, 711E12001, 711E12091, 711E12103, 707803, 707640, 707805, 707822, 707770
Abstract:
An embodiment may include circuitry that may be comprised in a host that may execute an operating system and/or in a server. The circuitry may generate, at least in part, and/or receive, at least in part, at least one request to initiate, at least in part, at least one operation at the host. The least one operation may facilitate, at least in part, examination remotely from the host of information stored at the host. The at least one operation may be performed independently from the operating system and also may be performed at least in part by the circuitry. The examination may facilitate, at least in part, remotely from the host, backup, recovery, and/or determination of corruption of mass storage data stored at the host. Of course, many variations, modifications, and alternatives are possible without departing from this embodiment.

Storage Transactions With Predictable Latency

View page
US Patent:
20200241927, Jul 30, 2020
Filed:
Apr 15, 2020
Appl. No.:
16/849915
Inventors:
- Santa Clara CA, US
James R. HARRIS - Chandler AZ, US
Kiran PATIL - Portland OR, US
Benjamin WALKER - Chandler AZ, US
Sudheer MOGILAPPAGARI - Hillsboro OR, US
Yadong LI - Portland OR, US
Mark WUNDERLICH - Lake Oswego OR, US
Anil VASUDEVAN - Portland OR, US
International Classification:
G06F 9/50
G06F 9/54
G06F 9/46
G06F 13/22
H04L 29/08
Abstract:
Examples described herein relate to at least one processor that can execute a polling group to poll for storage transactions associated with a first group of one or more particular queue identifiers, wherein the one or more particular queue identifiers are associated with one or more queues that can be accessed using the polling group and no other polling group. In some examples, the polling group is to execute on a processor that runs no other polling group. In some examples, the at least one processor is configured to: execute a second polling group on a second processor, wherein the second polling group is to poll for storage transactions for a second group of one or more particular queue identifiers that are different than the one or more particular queue identifiers of the first group, wherein the second group of one or more particular queue identifiers are associated with one or more queues that can be accessed using the second polling group and not the first polling group.
Sudheer Mogilappagari from Hillsboro, OR, age ~45 Get Report