Inventors:
Leslie C. Garcia - Poughkeepsie NY
David B. Lindquist - Poughkeepsie NY
Gerald F. Rollo - Poughkeepsie NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 736
G06F 722
Abstract:
A tree sorter having hardware logic node registers and output selectors plus comparators enables a vector processor to perform sort and merge operations. A system and method of providing one output record each cycle provides performance enhancement over similar scalar operation. Storage to storage traffic is drastically reduced because the hardware tree and update logic is implemented in the Vector Processor. Vector registers provide input data to the hardware tree structure. Output records sorted by key together with address ID are placed in storage. Multiple Vector count and multiple Vector Interruption Index (VIX) operation, string length and merge masks are used in conjunction with a vector merge instruction. The data input record key field has both long and short formats. Actual key data or codewords may be used.