Search

Robert T Rumer

from Santa Rosa Valley, CA
Age ~66

Robert Rumer Phones & Addresses

  • 3008 Calvert Ct, Camarillo, CA 93012 (805) 491-1006 (805) 491-1016
  • Santa Rosa Valley, CA
  • Shaver Lake, CA
  • Tarzana, CA
  • Granada Hills, CA
  • Sanger, CA
  • 3008 Calvert Ct, Camarillo, CA 93012 (805) 766-1852

Work

Position: Salesman

Education

School / High School: Pasadena City College- Pasadena, CA 1993 Specialities: Associate Degree in Theater Arts

Industries

Farming

Resumes

Resumes

Robert Rumer Photo 1

V.p. Operations & Order Fullfillment At Abbott & Cobb Inc.

View page
Location:
United States
Industry:
Farming
Robert Rumer Photo 2

Robert Rumer Long Beach, CA

View page
Work:
Salesman
2002 to 2000

Simpson Chevrolet
Garden Grove, CA
Mar 2014 to Dec 2014
Sales Consultant

Huntington Beach Ford
Huntington Beach, CA
Apr 2012 to Sep 2013
Internet Sales

Timeshare by Owner
Costa Mesa, CA
Jan 2011 to Apr 2012
Sales and Marketing Coordinator

Urban Chrysler Jeep Dodge
Foothill Ranch, CA
Apr 2004 to Oct 2010
Fleet Manager

Long Beach Chrysler Jeep
Signal Hill, CA
Feb 2002 to Apr 2004
Closer

Education:
Pasadena City College
Pasadena, CA
1993 to 1996
Associate Degree in Theater Arts

U.S. Army Quartermaster School
Fort Lee, VA
1987 to 1987
Certificate in Equipment, Records and Parts

Publications

Us Patents

Data Loop Port Acceleration Circuit

View page
US Patent:
7545817, Jun 9, 2009
Filed:
Dec 1, 2003
Appl. No.:
10/724957
Inventors:
David C. Sawey - Richardson TX, US
Robert T. Rumer - Camarillo CA, US
Assignee:
Vitesse Semiconductor Corporation - Camarillo CA
International Classification:
H04L 12/56
US Classification:
370400, 370428
Abstract:
An apparatus associated with a device connected to a data loop processes data received from the data loop to determine whether data from the data loop is to be routed back to the data loop. The apparatus may determine how to route data based on an analysis of whether the device is authorized to participate in a conversation currently associated with the data loop. Thus, latency otherwise imparted by the device when the device processes the data may be avoided.

Computer System Including A Write Protection Circuit For Preventing Illegal Write Operations And A Write Poster With Improved Memory

View page
US Patent:
53254996, Jun 28, 1994
Filed:
Sep 28, 1990
Appl. No.:
7/590671
Inventors:
David A. Kummer - Thousand Oaks CA
Robert T. Rumer - Camarillo CA
Assignee:
Tandon Corporation - MoorPark CA
International Classification:
G06F 1200
G06F 1216
G06F 1300
US Classification:
395425
Abstract:
A computer system including a write protection circuit and a write poster is disclosed. The write protection circuit provides page description information to the computer system for controlling various operations. Illegal write operations as defined by the page description information are prevented from reaching a system bus and external cache. Internal cache invalidate operations may also be performed transparently to system operation. The write poster accepts write operations in zero wait states and assembles them into fewer more efficient writes to memory. A unique method and apparatus for programming a descriptor random access memory (RAM) is also provided.
Robert T Rumer from Santa Rosa Valley, CA, age ~66 Get Report