Search

Pervez M Aziz

from Dallas, TX
Age ~56
Get Report
Also known as:
Pervez Mirza Aziz, Tervez M Aziz, Mirza Aziz Pervez, Aziz Pervez, Prez Aziz, Pervez Asiz, Asiz Pervez, Z Aziz, Aziz Aries
Phone and address:
9916 Burnham Dr, Dallas, TX 75243
Related to:
Nilufar AzizAmir Aziz, 27Aziz Pervez
Connected to:
Abdelkader Aziz, 50Afroz S Aziz, 79Aisyah Aziz, 33Amal Aziz, 49Amany A Aziz, 42Amtul Aziz, 71Ansari Aziz, 67Arian Aziz, 58Arman Aziz, 59Ashraful Aziz, 53

Pervez Aziz Phones & Addresses

  • 9916 Burnham Dr, Dallas, TX 75243
  • Murphy, TX
  • Glenn Heights, TX
  • Lancaster, TX
  • Cedar Hill, TX
  • Garland, TX
  • Desoto, TX
  • Philadelphia, PA
  • Hillsborough, NJ

Work

Company: Nvidia Oct 1, 2014 to Dec 9, 2016 Position: Senior principal engineer

Education

Degree: Doctorates, Doctor of Philosophy School / High School: University of Pennsylvania 1991 to 1996 Specialities: Electrical Engineering

Skills

Serdes • Cmos • Signal Processing • Analog • Soc • Equalization • Asic • Semiconductors • Dfe • Integrated Circuit Design • Behavioral Modeling • Detection • Bit/Cycle Accurate Verification • Analog Modeling • Prml • Delta Sigma

Industries

Semiconductors

Public records

Vehicle Records

Pervez Aziz

View page
Address:
9916 Burnham Dr, Dallas, TX 75243
Phone:
(469) 330-8738
VIN:
1NXBR32E97Z838471
Make:
TOYOTA
Model:
COROLLA
Year:
2007

Resumes

Resumes

Pervez Aziz Photo 1

Senior Principal Engineer

View page
Location:
9916 Burnham Dr, Dallas, TX 75243
Industry:
Semiconductors
Work:
Nvidia Oct 1, 2014 - Dec 9, 2016
Senior Principal Engineer
Lsi Corporation Jun 1, 1995 - Oct 1, 2014
Distinguished Engineer
Education:
University of Pennsylvania 1991 - 1996
Doctorates, Doctor of Philosophy, Electrical Engineering University of Pennsylvania 1990 - 1991
Master of Science, Masters, Electrical Engineering University of Pennsylvania 1986 - 1990
Bachelors, Bachelor of Science, Electrical Engineering International School Bangkok 1984 - 1986
Skills:
Serdes
Cmos
Signal Processing
Analog
Soc
Equalization
Asic
Semiconductors
Dfe
Integrated Circuit Design
Behavioral Modeling
Detection
Bit/Cycle Accurate Verification
Analog Modeling
Prml
Delta Sigma

Publications

Wikipedia References

Pervez Aziz Photo 2

Pervez Aziz

Us Patents

Detection Of Recorded Data Employing Interpolation With Gain Compensation

View page
US Patent:
7002767, Feb 21, 2006
Filed:
Sep 30, 2003
Appl. No.:
10/676560
Inventors:
Viswanath Annampedu - Schnecksville PA, US
Pervez M. Aziz - Dallas TX, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
G11B 20/10
US Classification:
360 75, 360 46, 360 7704, 369 4725, 375341, 375345
Abstract:
A repeatable run-out (RRO) detector employs one or more digital interpolators to interpolate asynchronous sample values representing an RRO address mark (AM) and RRO data, and an asynchronous maximum-likelihood (AML) detector to detect the RRO AM. The AML detector selects one of either the asynchronous or interpolated sample sequences that are closest in distance to the ideal RRO AM sample sequence. In addition, a gain value is generated for each of the asynchronous and interpolated sample sequences. Once the RRO AM is detected, the AML detector provides a RRO AM found signal. Gain estimate values for either the selected asynchronous or selected interpolated sample sequences corresponding to the RRO AM found signal are averaged over a predefined number of detection events to generate a best gain error metric (BGEM). The BGEM is employed to adjust the gain of the asynchronous sample sequence.

Synchronizing An Asynchronously Detected Servo Signal To Synchronous Servo Demodulation

View page
US Patent:
7167328, Jan 23, 2007
Filed:
Sep 9, 2005
Appl. No.:
11/223090
Inventors:
Viswanath Annampedu - Schnecksville PA, US
Pervez M. Aziz - Dallas TX, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
G11B 5/09
G11B 21/10
G11B 5/02
US Classification:
360 53, 360 46, 360 51, 369 4718, 369 5921
Abstract:
A first set of data is detected in a signal having synchronous samples and interpolated samples, wherein the first set of data is detected asynchronously as corresponding to one of the samples. A time to transmit a data-found signal is determined based on an offset between the data-detected sample and one of the synchronous samples, and the data-found signal is transmitted at the determined time to enable the synchronous processing of the synchronous samples. In one implementation, the synchronous samples correspond to a readback signal read from a data recording channel, the first set of data corresponds to servo address mark (SAM) data in a servo sector in the readback signal, and the synchronous processing is demodulation of burst data in the servo sector.

Method And Apparatus For Maximum Likelihood Detection Of Data Employing Interpolation With Compensation Of Signal Asymmetry

View page
US Patent:
7180693, Feb 20, 2007
Filed:
Apr 14, 2004
Appl. No.:
10/824326
Inventors:
Viswanath Annampedu - Schnecksville PA, US
Pervez M. Aziz - Dallas TX, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
G11B 5/09
G11B 20/10
G11B 21/02
G11B 5/596
US Classification:
360 46, 360 39, 360 51, 360 75, 360 7704
Abstract:
A method and apparatus are disclosed for detecting data, such as a sample sequence read from a recording channel. Interpolation techniques are employed to generate one or more interpolated sample sequences from the data. Each interpolated sample sequence has a different corresponding phase relative to the data. A distance measure is generated between a portion of each interpolated sample sequence and an ideal sample sequence. The ideal sample sequence corresponds to peaks in the data. According to one aspect of the invention, a signal asymmetry measure is computed for the portion of each sample sequence and is used to adjust an ideal sample sequence.

Processing Servo Data Having Dc Level Shifts

View page
US Patent:
7231001, Jun 12, 2007
Filed:
May 13, 2003
Appl. No.:
10/436527
Inventors:
Pervez M. Aziz - Garland TX, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
H04L 25/10
H03L 5/00
US Classification:
375319, 375316, 327307
Abstract:
A read channel component of a magnetic recording system employs equalization of a signal received from the magnetic recording channel, the equalization being modified depending upon the presence or absence of DC shifts in the signal. Equalization corrects for DC shifts, if present, prior to detection and decoding of servo data, such as servo address mark (SAM) and Gray code data. In a first implementation, a DC shift detector detects the presence or absence of DC shifts and modifies equalization in a predetermined manner. In a second implementation, filtering is applied to the signal to enhance equalization in the presence of DC shift, and both filtered and unfiltered signals employed for detection of the servo data.

Methods And Apparatus For Asynchronous Sampling Of A Received Signal At A Downsampled Rate

View page
US Patent:
7411531, Aug 12, 2008
Filed:
Jun 30, 2006
Appl. No.:
11/480327
Inventors:
Pervez M. Aziz - Dallas TX, US
Mohammad S. Mobin - Orefield PA, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
H03M 1/06
US Classification:
341118, 341 61, 708290, 708313, 375355, 375376
Abstract:
Methods and apparatus are provided for decimated interpolated clock/data recovery (ICDR) to perform asynchronous sampling of a received signal. A received signal is converted to a plurality of digital samples at a downsampled rate that is lower than a rate of the received signal. The plurality of digital samples are interpolated using a plurality of parallel interpolation filters operating at the downsampled rate. An output of each parallel interpolation filter is applied to a corresponding data detector operating at the downsampled rate to generate digital data. An estimate of a timing error is generated based on the digital data. The timing error values are processed to generate an interpolation phase value that is applied to the parallel interpolation filters. A recovered clock is optionally generated, having edges corresponding to a desired synchronous sampling period.

Parallel Sampled Multi-Stage Decimated Digital Loop Filter For Clock/Data Recovery

View page
US Patent:
7421050, Sep 2, 2008
Filed:
Oct 14, 2004
Appl. No.:
10/965138
Inventors:
Pervez Mirza Aziz - Dallas TX, US
Donald Raymond Laturell - Allentown PA, US
Vladimir Sindalovsky - Perkasie PA, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
H04L 7/00
US Classification:
375355, 375354, 375376
Abstract:
The present invention utilizes a parallel sampled multi stage decimated digital loop filter for clock and data recovery function. In particular, the present invention provides multiple sampling clocks, with these clocks having sampling clock phases separated in time. These clocks are used in conjunction with multiple data detectors and phase detectors to efficiently process received analog signals in a decimated loop filter system.

Processing Servo Data Having Dc Level Shifts

View page
US Patent:
7466766, Dec 16, 2008
Filed:
Mar 27, 2007
Appl. No.:
11/728862
Inventors:
Pervez M. Aziz - Garland TX, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
H04L 25/06
US Classification:
375319
Abstract:
A read channel component of a magnetic recording system employs equalization of a signal received from the magnetic recording channel, the equalization being modified depending upon the presence or absence of DC shifts in the signal. Equalization corrects for DC shifts, if present, prior to detection and decoding of servo data, such as servo address mark (SAM) and Gray code data. In a first implementation, a DC shift detector detects the presence or absence of DC shifts and modifies equalization in a predetermined manner. In a second implementation, filtering is applied to the signal to enhance equalization in the presence of DC shift, and both filtered and unfiltered signals employed for detection of the servo data.

Channel Optimization Metrics

View page
US Patent:
7583458, Sep 1, 2009
Filed:
Jul 28, 2004
Appl. No.:
10/900546
Inventors:
Viswanath Annampedu - Schnecksville PA, US
Pervez M. Aziz - Dallas TX, US
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
G11B 5/09
G11B 20/10
US Classification:
360 39, 360 32, 360 40, 360 51, 360 53, 369 471, 369 591
Abstract:
A recording system, such as a magnetic or optical recording system, employs optimization metrics that are independent of a target partial response for equalization of a signal read from a recording channel. The optimization metrics employ samples adjacent to codeword boundaries of codewords representing encoded data, such as servo data, read from a recording medium. The optimization metrics are used to select filter parameters and/or tap weights for equalization. The filter parameters and/or tap weights might be derived based on the type of data read from the recording medium, the type of detector employed to detect the codewords of the read data, and the type of encoder/decoder employed for the read data.
Control profile
Pervez M Aziz from Dallas, TX, age ~56 Get Report