Search

Niranjana S Doddamani

from Santa Clara, CA
Age ~47

Niranjana Doddamani Phones & Addresses

  • 3430 Monroe St, Santa Clara, CA 95051
  • San Jose, CA
  • 590 Avocet Dr, Redwood City, CA 94065 (650) 394-4230
  • 530 Shannon Way, Redwood City, CA 94065 (650) 394-4230
  • 1120 Lee St, Starkville, MS 39759 (662) 324-7698
  • 4201 Monterey Oaks Blvd, Austin, TX 78749 (512) 892-0377
  • 4701 Staggerbrush Rd, Austin, TX 78749 (512) 892-0377
  • Mountain View, CA
  • 1326 The Alameda APT 262, San Jose, CA 95126

Work

Position: Professional/Technical

Education

Degree: Associate degree or higher

Resumes

Resumes

Niranjana Doddamani Photo 1

Niranjana Doddamani

View page

Publications

Us Patents

Automatically Modifying A Circuit Layout To Perform Electromagnetic Simulation

View page
US Patent:
20130191802, Jul 25, 2013
Filed:
Jan 12, 2013
Appl. No.:
13/740195
Inventors:
AWR CORPORATION - El Segundo CA, US
Niranjana Sharma Doddamani - San Jose CA, US
Assignee:
AWR CORPORATION - El Segundo CA
International Classification:
G06F 17/50
US Classification:
716112
Abstract:
A system and method for automatically modifying a first layout of a circuit. The first layout may describe a plurality of layers used in a fabrication process to manufacture the circuit. When performed, the fabrication process may result in a vertical electrical connection between two of the layers. However, the vertical electrical connection may not be directly specified by the first layout. The system and method may operate to apply a set of rules to the first layout to automatically generate a modified layout directly specifying a vertical electrical connection between the two layers. The set of rules may be based on knowledge of the fabrication process, and may be designed to modify the geometry of the first layout to more closely model the real geometry of the circuit that will result from the fabrication process. The modified layout may enable an electromagnetic (EM) simulation of the circuit to be accurately performed.

Automatically Modifying A Circuit Layout To Perform Electromagnetic Simulation

View page
US Patent:
20130185690, Jul 18, 2013
Filed:
Dec 21, 2012
Appl. No.:
13/723773
Inventors:
AWR CORPORATION - El Segundo CA, US
Niranjana Sharma Doddamani - San Jose CA, US
Assignee:
AWR CORPORATION - El Segundo CA
International Classification:
G06F 17/50
US Classification:
716119
Abstract:
Automatically modifying a layout to perform circuit simulation. Initially, a first layout of the electronic system may be received or stored. A second layout of the electronic system may be automatically generated based on the first layout. The automatic generation may involve automatically simplifying the first layout using a set of rules for electromagnetic (EM) simulation. The second layout may then be used to perform EM simulation of the electronic system, e.g., to perform verification.
Niranjana S Doddamani from Santa Clara, CA, age ~47 Get Report