Search

Nebojsa Stanic Phones & Addresses

  • 1801 Stone Ridge Cir, Austin, TX 78746 (512) 520-5905
  • 404 Rio Grande St, Austin, TX 78701 (512) 992-1353
  • 511 113Th St, New York, NY 10025 (646) 698-0598
  • Hillsboro, OR

Resumes

Resumes

Nebojsa Stanic Photo 1

Staff Design Engineer

View page
Location:
Austin, TX
Industry:
Semiconductors
Work:
Silicon Labs
Staff Design Engineer

Columbia University In the City of New York Sep 2001 - Feb 2007
Graduate Research Assistant

Intel Corporation May 2002 - Sep 2004
Summer Intern

San Diego State University Oct 1999 - Feb 2000
Visiting Scholar
Education:
Columbia University In the City of New York 2001 - 2007
Doctorates, Doctor of Philosophy
University of Belgrade 1994 - 1999
Skills:
Integrated Circuits
Radio Frequency
Vco
Low Noise Amplifier
Cadence Virtuoso
Analog Circuit Design
Nebojsa Stanic Photo 2

Senior Engineer Bei Rehau

View page
Position:
Dipl. ing. at REHAU
Location:
Serbien
Industry:
Mechanical or Industrial Engineering
Work:
REHAU Derzeit in dieser Position
Dipl. ing.
Nebojsa Stanic Photo 3

Nebojsa Stanic

View page
Nebojsa Stanic Photo 4

Senior Design Engineer At Silicon Laboratories

View page
Position:
Senior Design Engineer at Silicon Laboratories
Location:
Austin, Texas Area
Industry:
Semiconductors
Work:
Silicon Laboratories since Apr 2007
Senior Design Engineer

Columbia University Sep 2001 - Feb 2007
Graduate Research Assistant

Intel Corporation May 2002 - Sep 2004
Summer Intern

San Diego State University Oct 1999 - Feb 2000
Visiting Scholar
Education:
Columbia University in the City of New York 2001 - 2007
Univerzitet u Beogradu 1994 - 1999

Publications

Us Patents

Cmos Negative Resistance/Q Enhancement Method And Apparatus

View page
US Patent:
20060017515, Jan 26, 2006
Filed:
Jul 22, 2004
Appl. No.:
10/896758
Inventors:
Nebojsa Stanic - New York NY, US
Yannis Tsividis - New York NY, US
International Classification:
H03B 5/12
US Classification:
33111700R
Abstract:
An apparatus for optimizing a quality factor Q associated with an electrical resonator system includes an LC resonator and an optimizing circuit for providing a negative resistance. The optimizing circuit is electrically coupled to the resonator circuit, and includes two CMOS transistor pairs with the gates of the PMOS transistors cross-coupled with inputs to the resonator through capacitors, and the gates of the NMOS transistor cross-coupled with the inputs to the resonator through capacitors. The optimizing circuit receives at least one control voltage for varying the negative resistance by selectively biasing the PMOS transistors and NMOS transistors. The optimizing circuit also includes a current source for providing a controlled current to the CMOS transistor pairs. The current source is situated either between a supply voltage and the CMOS transistor pairs, or between the CMOS transistor pairs and a ground reference voltage. A current-control voltage controls the current flowing through the CMOS transistor pairs.

Fully Flexible Multi-Tuner Front End Architecture For A Receiver

View page
US Patent:
20180026701, Jan 25, 2018
Filed:
Sep 21, 2017
Appl. No.:
15/710967
Inventors:
- Austin TX, US
Nebojsa Stanic - Austin TX, US
Michael Johnson - Austin TX, US
Dan B. Kasha - Seattle WA, US
Michael R. May - Austin TX, US
International Classification:
H04B 7/08
H04B 1/00
H04B 1/16
Abstract:
In an example, a method includes: in a first mode, causing a first tuner of an entertainment system to receive and process a first RF signal from a first antenna configured for a first band to output a first audio signal of a first radio station and causing a second tuner of the entertainment system to receive a second RF signal from a second antenna configured for the first band to determine signal quality metrics for one or more radio stations of the first band; in a second mode, causing the first tuner to output a first signal representation of the first RF signal and causing the second tuner to receive and process the second RF signal to output a second signal representation of the second RF signal; and causing a phase diversity combining circuit to process the first and second signal representations to output an audio signal of the first radio station, without disruption of output from the entertainment system of a broadcast of the first radio station.

Fully Flexible Multi-Tuner Front End Architecture For A Receiver

View page
US Patent:
20170288764, Oct 5, 2017
Filed:
Mar 31, 2016
Appl. No.:
15/086248
Inventors:
- Austin TX, US
Nebojsa Stanic - Austin TX, US
Michael Johnson - Austin TX, US
Dan B. Kasha - Seattle WA, US
Michael R. May - Austin TX, US
International Classification:
H04B 7/08
H04B 1/16
H04B 1/00
Abstract:
In an example, a method includes: in a first mode, causing a first tuner of an entertainment system to receive and process a first RF signal from a first antenna configured for a first band to output a first audio signal of a first radio station and causing a second tuner of the entertainment system to receive a second RF signal from a second antenna configured for the first band to determine signal quality metrics for one or more radio stations of the first band; in a second mode, causing the first tuner to output a first signal representation of the first RF signal and causing the second tuner to receive and process the second RF signal to output a second signal representation of the second RF signal; and causing a phase diversity combining circuit to process the first and second signal representations to output an audio signal of the first radio station, without disruption of output from the entertainment system of a broadcast of the first radio station.

Isbn (Books And Publications)

Analog Circuit Design Techniques At 0. 5V

View page
Author

Nebojsa Stanic

ISBN #

0387699538

Nebojsa Stanic from Austin, TX, age ~48 Get Report