Search

Mitsuhiro Te Adachi

from Campbell, CA
Age ~62
Get Report
Also known as:
Mitsuhiro Sanjose Adachi, Null Adachi, Mitsuhiro Adache, Adachi Mitsuhiro, Adachi Null
Phone and address:
215 Rachel Ct, Campbell, CA 95008
Related to:
Junko Adachi, 54
Connected to:
Andrew A Adachi, 51Chihiro Adachi, 45Hiroshi Adachi, 79Jamie S Adachi, 52Kamau R Adachi, 56Koji Adachi, 70Laurie L Adachi, 61Luna E Adachi, 50Masaaki Adachi, 61Masashi Adachi, 60

Mitsuhiro Adachi Phones & Addresses

  • 215 Rachel Ct, Campbell, CA 95008
  • 4437 Tilbury Dr, San Jose, CA 95130 (408) 727-7972
  • Phoenix, AZ
  • 530 Mansion Ct, Santa Clara, CA 95054 (408) 727-7972
  • Gainesville, FL
  • 4437 Tilbury Dr, San Jose, CA 95130 (408) 921-9648

Work

Position: Professional/Technical

Education

Degree: High school graduate or higher

Emails

m***[email protected]

Resumes

Resumes

Mitsuhiro Adachi Photo 1

Staff Design Engineer

View page
Location:
4437 Tilbury Dr, San Jose, CA 95130
Industry:
Semiconductors
Work:
Intel Corporation May 1998 - Dec 11, 2016
Staff Design Engineer
Education:
University of Tsukuba 1987 - 1989
Master of Science, Masters, Physics
Skills:
System Verilog
Low Power Design
Cpu Design
Python
X86 Assembly
Gddr5
C++/Qt
Cache Coherency
Pcie Router/Switch
Tensorflow
Interests:
Home Improvement
Home Decoration
Electronics
Mitsuhiro Adachi Photo 2

Staff Design Engineer

View page
Location:
San Jose, CA
Work:

Staff Design Engineer

Publications

Wikipedia References

Mitsuhiro Adachi Photo 3

Mitsuhiro Adachi

Us Patents

Method And Apparatus For Thermal Throttling Of Clocks Using Localized Measures Of Activity

View page
US Patent:
7000130, Feb 14, 2006
Filed:
Dec 26, 2000
Appl. No.:
09/749088
Inventors:
Mitsuhiro Adachi - San Jose CA, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G06F 1/26
G06F 1/28
G06F 1/32
US Classification:
713322, 713300, 713320, 713323, 713324, 713340
Abstract:
Thermal throttling control to safely throttle clocks OFF and ON in an integrated circuit. Digital thermal throttling control is provided to gradually throttle a clock's frequency from ON to OFF and from OFF to ON. The gradual throttling can minimize an instantaneous current rise that would otherwise occur with a rapid shut OFF and a rapid turn ON of a clock. Included are methods and apparatus for digital thermal throttle control in an integrated circuit.

Methods Of Clock Throttling In An Integrated Circuit

View page
US Patent:
7536575, May 19, 2009
Filed:
Oct 26, 2005
Appl. No.:
11/259288
Inventors:
Mitsuhiro Adachi - San Jose CA, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G06F 1/26
US Classification:
713322
Abstract:
Thermal throttling control to safely throttle clocks OFF and ON in an integrated circuit. Digital thermal throttling control is provided to gradually throttle a clock's frequency from ON to OFF and from OFF to ON. The gradual throttling can minimize an instantaneous current rise that would otherwise occur with a rapid shut OFF and a rapid turn ON of a clock. Included are methods and apparatus for digital thermal throttle control in an integrated circuit.
Control profile
Mitsuhiro Te Adachi from Campbell, CA, age ~62 Get Report