Search

Michael P Muhlada

from Cary, NC
Age ~59
Get Report
Also known as:
Michael Patrick Muhlada, Mike P Muhlada
Related to:
Tracy A Riegle, 58Judith M Muhlada, 85Elizabeth L Downs, 58Matthew J Muhlada, 56Andrew T Muhlada, 57Elizabeth L Muhlada, 58Brenda E Downs, 62Miles R Muhlada, 85
Connected to:
Alice Muhlback, 66Lorna V Muhlbach, 66Mariann L Muhlbach, 61Mark J Muhlbach, 63Sally E Muhlbach, 72Vern L Muhlbach, 64Eric Muhlbauer, 32Jason R Muhlbauer, 37Julie M Muhlbauer, 57Juliene F Muhlbauer, 43

Michael Muhlada Phones & Addresses

  • Cary, NC
  • 7370 Fontana Ridge Ln, Raleigh, NC 27613 (919) 788-8151
  • 3501 Pine Warbler Ct, Wake Forest, NC 27587
  • Saugerties, NY
  • Indianapolis, IN

Interests

career opportunities, reference requests...

Industries

Computer Hardware

Resumes

Resumes

Michael Muhlada Photo 1

Advisory Engineer At Ibm

View page
Location:
Raleigh-Durham, North Carolina Area
Industry:
Computer Hardware
Experience:
IBM (Public Company; Computer Hardware industry): Advisory Engineer,  (-) 

Publications

Us Patents

Automatically Creating Manufacturing Test Rules Pertaining To An Electronic Component

View page
US Patent:
8065641, Nov 22, 2011
Filed:
Sep 2, 2008
Appl. No.:
12/203038
Inventors:
Robert Glen Gerowitz - Raleigh NC, US
Michael Patrick Muhlada - Raleigh NC, US
Chad Everett Winemiller - Cary NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 17/50
G06F 9/45
US Classification:
716104, 716103
Abstract:
A system for creating manufacturing test rules. Stimuli for an electronic design are generated automatically by a stimuli generator. The stimuli generator takes into account certain limitations of the design when automatically generating the manufacturing test rules. The design is tested by a testbench using the stimuli. A simulation log for the design is generated by the testbench. The simulation log is then processed by a simulation log processor. An HDL representation of the design is generated by the simulation log processor using the processed simulation log. A gate-level version of the design is generated by a synthesis tool using the HDL representation of the design. The gate-level version of the design is further processed by the synthesis tool to make any necessary modifications. Then, the gate-level version of the design is outputted as the final manufacturing test rule. Thus, creating manufacturing test rules can be completely automated.

Validating Manufacturing Test Rules Pertaining To An Electronic Component

View page
US Patent:
8135571, Mar 13, 2012
Filed:
Aug 14, 2008
Appl. No.:
12/191538
Inventors:
Carisa Anne Cassani - Durham NC, US
Robert Glen Gerowitz - Raleigh NC, US
Michael Patrick Muhlada - Raleigh NC, US
Chad Everett Winemiller - Cary NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06G 7/62
G06F 9/44
G06F 13/10
G06F 17/50
US Classification:
703 13, 703 20, 716126
Abstract:
The invention is directed to validating a specified manufacturing test rule, which pertains to an electronic component. The method includes generating a file of test data sets, wherein each test data set in the file is valid for the rule. Each test data set includes a stimulus comprising one or more single input vectors, and further includes a set of results that are expected. The method further comprises constructing a testbench to prepare testcases for simulation, wherein each testcase corresponds to the stimulus and the expected output results of one of the test data sets, and each testcase is disposed to be simulated separately, or independently, from every other testcase. The method further comprises selectively preparing each of the testcases for simulation, in order to provide simulated results for the stimulus corresponding to each testcase. The expected results and the simulated results are compared for each testcase.

Indeterminate State Logic Insertion

View page
US Patent:
8136059, Mar 13, 2012
Filed:
Oct 24, 2008
Appl. No.:
12/257610
Inventors:
Robert Glen Gerowitz - Raleigh NC, US
Michael Patrick Muhlada - Raleigh NC, US
Chad Everett Winemiller - Cary NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 17/50
US Classification:
716100, 716101
Abstract:
Illustrative embodiments provide a computer-implemented method for resolving indeterminate states by inserting logic into a design. The computer-implemented method receives an original design input from a requester to form a received input and determines whether the received input contains an indeterminate output. Responsive to a determination that the received input contains an indeterminate output, the computer-implemented method generates a temporary design from the received input, wherein the temporary design contains “unique” output and all inputs, updates the temporary design, and synthesizes the original design and each temporary design individually to form a synthesized original design and a set of synthesized temporary designs. The computer-implemented method merges the synthesized original design with the set of synthesized temporary design to form a final design; and returns the final design to the requester.

System For Asserting Burst Termination Signal And Burst Complete Signal One Cycle Prior To And During Last Cycle In Fixed Length Burst Transfers

View page
US Patent:
60527455, Apr 18, 2000
Filed:
Jun 12, 1998
Appl. No.:
9/096943
Inventors:
Michael Raymond Miller - Cary NC
John Patrick McCardle - Oviedo FL
Michael Patrick Muhlada - Wake Forest NC
Mark Michael Schaffer - Cary NC
Christopher Randall Starr - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1328
US Classification:
710 35
Abstract:
The present invention provides a method and system for fixed length bursts of data on a bus within a data processing system. The method and system in accordance with the present invention provides a burst transfer protocol which includes the providing of length information of a fixed length burst of data on a signal from at least one master device to at least one slave device when the at least one master device requests the fixed length burst of data. It also includes the asserting of a burst termination signal by the at least one slave device one cycle prior to a last cycle in the fixed length burst, and the asserting of a burst complete signal during the last cycle in the fixed length burst for a write burst, or one cycle prior to the last cycle in the fixed length burst for a read burst, based on the value of the signal. This burst transfer protocol enables burst transfers of a maximum length to be performed across a local bus between a master and a slave without dead cycle penalties after the transfer. This improves the efficiency and performance of data throughput across the local bus without the need to increase the frequency.

Multiple Computer System With Combiner/Memory Interconnection System Employing Separate Direct Access Link For Transferring Information Packets

View page
US Patent:
53634845, Nov 8, 1994
Filed:
Sep 30, 1993
Appl. No.:
8/129880
Inventors:
Christine M. Desnoyers - Saugerties NY
Derrick L. Garmire - Kingston NY
Sheryl M. Genco - Boulder CO
Donald G. Grice - Kingston NY
William R. Milani - Woodstock NY
Michael P. Muhlada - Saugerties NY
Donna C. Myers - Kingston NY
Peter K. Szwed - Saugerties NY
Vadim M. Tsinker - West Hurley NY
Antoinette E. Vallone - Hyde Park NY
Carl A. Bender - Highland NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1328
US Classification:
395200
Abstract:
A combiner/memory system interconnects a plurality of computer systems using for example the new HIPPI standard link. The combiner system includes it's own internal storage for rapid shared access to all connected computer systems. The combiner/memory system includes a smart switch for reading header information, arbitrating messsages and connecting computers to each other or to the internal shared storage. The system also includes a mechanism for synchronization of cooperating processes.

System And Method For Pacing The Rate Of Display Of Decompressed Video Data

View page
US Patent:
57607842, Jun 2, 1998
Filed:
Jan 22, 1996
Appl. No.:
8/589212
Inventors:
Bryan Keith Bullis - Apex NC
William Robert Lee - Apex NC
Michael Patrick Muhlada - Wake Forest NC
Darryl Jonathan Rumph - Cary NC
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1500
US Classification:
345439
Abstract:
Video data is decompressed in a coder/decoder (CODEC) and then scaled in a scaler device before being provided to a frame buffer within a display adapter of a data processing system. Since the scaling of the video data often results in a significant increase in the required bandwidth, a buffer implemented within the scaling device may reach a threshold level whereby it is not desired that any more scaled data be received before being transmitted to the frame buffer. When such a threshold level is reached, a stall signal is sent to the interface between the scaler device and the CODEC device providing the pixel data, which results in the stopping of the transmission of pixel data from the CODEC to the scaler device. Assertion of the stall signal results in the suspension of the transmission of the horizontal and vertical synchronization signals and the pixel clock signal from the scaler device to the CODEC device.
Control profile
Michael P Muhlada from Cary, NC, age ~59 Get Report