Search

Matthew W Copel

from Yorktown Heights, NY
Age ~68

Matthew Copel Phones & Addresses

  • 2570 Barry Ct, Yorktown Heights, NY 10598 (914) 962-1997
  • Katonah, NY
  • Falmouth, MA

Publications

Us Patents

Interfacial Oxidation Process For High-K Gate Dielectric Process Integration

View page
US Patent:
6444592, Sep 3, 2002
Filed:
Jun 20, 2000
Appl. No.:
09/597765
Inventors:
Arne W. Ballantine - Round Lake NY
Douglas A. Buchanan - Cortlandt Manor NY
Eduard A. Cartier - New York NY
Kevin K. Chan - Staten Island NY
Matthew W. Copel - Yorktown Heights NY
Christopher P. DEmic - Ossining NY
Evgeni P. Gousev - Mahopac NY
Fenton Read McFeely - Ossining NY
Joseph S. Newbury - Tarrytown NY
Patrick R. Varekamp - Croton-on-Hudson NY
Theodore H. Zabel - Yorktown Heights NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H01L 21469
US Classification:
438770
Abstract:
A method for integrating a high-k material into CMOS processing schemes is provided. The method includes forming an interfacial oxide, oxynitride and/or nitride layer on a device region of a semiconductor substrate, said interfacial layer having a thickness of less than 10 ; and (b) forming a high-k dielectric material on said interfacial oxide, oxynitride and/or, nitride layer, said high-k dielectric having a dielectric constant, k, of greater than 8.

Nitrogen-Rich Barrier Layer And Structures Formed

View page
US Patent:
6566281, May 20, 2003
Filed:
Dec 1, 1997
Appl. No.:
08/982150
Inventors:
Douglas Andrew Buchanan - Cortlandt Manor NY
Matthew Warren Copel - Yorktown Heights NY
Fenton Read McFeely - Ossining NY
Patrick Ronald Varekamp - Croton-on-Hudson NY
Mark Monroe Banaszak Holl - Ann Arbor MI
Kyle Erik Litz - Ann Arbor MI
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H01L 2131
US Classification:
438786, 438624, 438778, 438787, 438791
Abstract:
The present invention discloses a method for forming a layer of nitrogen and silicon containing material on a substrate by first providing a heated substrate and then flowing a gas which has silicon and nitrogen atoms but no carbon atoms in the same molecule over said heated substrate at a pressure of not higher than 500 Torr, such that a layer of nitrogen and silicon containing material is formed on the surface. The present invention is further directed to a composite structure that includes a substrate and a layer of material containing nitrogen and silicon but not carbon overlying the substrate for stopping chemical species from reaching the substrate. The present invention is further directed to a structure that includes a semiconducting substrate, a gate insulator on the substrate, a nitrogen-rich layer on top of the gate insulator, and a gate electrode on the nitrogen-rich layer, wherein the nitrogen-rich layer blocks diffusion of contaminating species from the gate electrode to the gate insulator.

Method For Changing Surface Termination Of A Perovskite Oxide Substrate Surface

View page
US Patent:
6527856, Mar 4, 2003
Filed:
Feb 22, 2001
Appl. No.:
09/792040
Inventors:
David W. Abraham - Croton-on-Hudson NY
Matthew Copel - Yorktown Heights NY
James Misewich - Peekskill NY
Alejandro G. Schrott - New York NY
Ying Zhang - Yorktown Heights NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
C30B 2502
US Classification:
117 97, 117 1, 117 2, 117105, 4233282
Abstract:
A method for changing the surface termination of a perovskite substrate surface, an example of which is the conversion of B-site terminations of a single-crystal STO substrate to A-site terminations. The method generally comprises the steps of etching the substrate surface by applying a reactive plasma thereto in the presence of fluorine or another halogen, and then annealing the substrate at a temperature sufficient to regenerate a long range order of the surface, i. e. , the surface termination contributes to a better long range order in a film epitaxially grown on the surface. More particularly, the resulting substrate surfaces predominantly contains A-site surface terminations, i. e. , SrO for STO (100) substrates. As a result, disadvantages associated with B-site terminated perovskite substrate surfaces are avoided. A suitable etching treatment is a low power oxygen ashing in the presence of low halogen levels.

Method For Forming Dielectric Stack Without Interfacial Layer

View page
US Patent:
6528374, Mar 4, 2003
Filed:
Feb 5, 2001
Appl. No.:
09/777094
Inventors:
Eduard A. Cartier - New York NY
Matthew W. Copel - Yorktown Heights NY
Supratik Guha - Chappaqua NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H01L 20336
US Classification:
438299, 438204, 438287, 438404, 438624
Abstract:
A method of forming a dielectric stack device having a plurality of layers comprises the steps of providing a silicon substrate, forming a metal-oxide layer on a silicon oxide layer which is formed on the silicon substrate, and performing an annealing with respect to the metal-oxide layer and the silicon oxide layer until a silicate layer is formed to replace the metal-oxide layer and the silicon oxide layer is removed, wherein the annealing is performed at a temperature between about 800Â C. and about 1000Â C. for a time period between about 1 second and about 10 minutes. After forming the silicon oxide layer on the silicon substrate, the metal-oxide layer may be deposited on the silicon oxide layer. Alternatively, the metal-oxide layer may be deposited on the silicon substrate, and the silicon oxide layer grows between the metal-oxide layer and the silicon substrate. The metal-based oxide is preferably an Yttrium-based oxide.

Real-Time Model Evaluation

View page
US Patent:
6735556, May 11, 2004
Filed:
Jun 15, 2001
Appl. No.:
09/883065
Inventors:
Matthew W. Copel - Yorktown Heights NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1750
US Classification:
703 2, 703 5, 345420, 716 20
Abstract:
A method, computer readable medium and a structure for real-time simulation, which allows the user to manipulate model parameters and see the simulated result in real-time as the model is changed. The simulated result is visually compared with the data, allowing the user to refine the model. In one embodiment, the invention is used for evaluating medium energy ion scattering (MEIS) data, as well as conventional Rutherford backscattering data. It is important to realize that the invention is not limited to ion beam analysis, or to scientific data analysis. The invention can be used for evaluating any type of complex system where a well-defined simulation procedure exists. The model evaluation must proceed quickly enough to provide a real-time, visual display for the user.

Silicate Gate Dielectric

View page
US Patent:
6753556, Jun 22, 2004
Filed:
Oct 6, 1999
Appl. No.:
09/413462
Inventors:
Eduard Albert Cartier - New York NY
Matthew Warren Copel - Yorktown Heights NY
Frances Mary Ross - Stamford CT
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H01L 2348
US Classification:
257213, 257381, 257388, 438142
Abstract:
A method of forming a silicate dielectric having superior electrical properties comprising forming a metal oxide layer on a Si-containing semiconductor material and reacting the metal oxide with the underlying Si-containing material in the presence of an oxidizing gas is provided. Semiconductor structures comprising the metal silicate formed over a SiO layer are also disclosed herein.

Oxynitride Gate Dielectric And Method Of Forming

View page
US Patent:
6756646, Jun 29, 2004
Filed:
May 22, 2001
Appl. No.:
09/862372
Inventors:
Douglas Andrew Buchanan - Cortlandt Manor NY
Matthew Warren Copel - Yorktown Heights NY
Patrick Ronald Varekamp - Croton-on-Hudson NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H01L 31062
US Classification:
257410, 257411, 257412, 257413
Abstract:
A method for forming an oxynitride gate dielectric in a semiconductor device and gate dielectric structure formed by the method are disclosed. In the method, an oxynitride layer is first formed on a silicon surface and then re-oxidized with a gas mixture containing oxygen and at least one halogenated species such that an oxynitride layer with a controlled nitrogen profile and a layer of substantially silicon dioxide formed underneath the oxynitride film is obtained. The oxynitride film layer can be formed by either contacting a surface of silicon with at least one gas that contains. nitrogen and/or oxygen at a temperature of not less than 500Â C. or by a chemical vapor deposition technique. The re-oxidation process may be carried out by a thermal process in an oxidizing halogenated atmosphere containing oxygen and a halogenated species such as HCl, CH Cl , C H Cl , C H Cl. CH Cl and CHCl.

Dielectric Stack Without Interfacial Layer

View page
US Patent:
6861728, Mar 1, 2005
Filed:
Dec 20, 2002
Appl. No.:
10/326635
Inventors:
Eduard A. Cartier - New York NY, US
Matthew W. Copel - Yorktown Heights NY, US
Supratik Guha - Chappaqua NY, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H01L029/00
US Classification:
257532, 257528, 257295
Abstract:
A method of forming a dielectric stack device having a plurality of layers comprises the steps of providing a silicon substrate, forming a metal-oxide layer on a silicon oxide layer which is formed on the silicon substrate, and performing an annealing with respect to the metal-oxide layer and the silicon oxide layer until a silicate layer is formed to replace the metal-oxide layer and the silicon oxide layer is removed, wherein the annealing is performed at a temperature between about 800 C. and about 1000 C. for a time period between about 1 second and about 10 minutes. After forming the silicon oxide layer on the silicon substrate, the metal-oxide layer may be deposited on the silicon oxide layer. Alternatively, the metal-oxide layer may be deposited on the silicon substrate, and the silicon oxide layer grows between the metal-oxide layer and the silicon substrate. The metal-based oxide is preferably an Yttrium-based oxide.
Matthew W Copel from Yorktown Heights, NY, age ~68 Get Report