Search

Kent Cauble Phones & Addresses

  • 15411 182Nd St, Renton, WA 98058 (425) 277-8762
  • Kent, WA
  • Eugene, OR
  • 15411 SE 182Nd St, Renton, WA 98058 (360) 635-7661

Work

Company: Saic Oct 2005 Address: Seattle, WA Position: Systems engineer

Education

Degree: BS School / High School: Oregon State University 1979 to 1981 Specialities: Electrical Engineering

Skills

Systems Engineering • System Requirements • Requirements Analysis • Microsoft Excel • Testing • Integration • Cygwin • Linux • Unix Shell Scripting • Tcl • Bash • Microsoft Word • Terrain Modeling • Terratools Database Generation System • Photoshop • Ac3D 3D Modeling Tool • Awk • Lidar • 3D Modeling • Gis • Arcmap • Arcview • Geospatial Data • Image Editing • Debugging • Computer Hardware • Visio • Microsoft Access • Data Modeling • Adobe Acrobat • Microcode • System Administration • Perl

Emails

Industries

Defense & Space

Resumes

Resumes

Kent Cauble Photo 1

Systems Engineer

View page
Location:
Seattle, WA
Industry:
Defense & Space
Work:
SAIC - Seattle, WA since Oct 2005
Systems Engineer

Lockheed Martin Information Technology - Bellevue, WA 1995 - Sep 2005
Systems Engineer

Loral Advanced Distributed Simulation - Bellevue, WA 1993 - 1995
Systems Engineer

BBN Technologies - Bellevue, WA 1987 - 1993
Systems Engineer

Boeing - Greater Seattle Area 1982 - 1987
Software/Systems Engineer
Education:
Oregon State University 1979 - 1981
BS, Electrical Engineering
Skills:
Systems Engineering
System Requirements
Requirements Analysis
Microsoft Excel
Testing
Integration
Cygwin
Linux
Unix Shell Scripting
Tcl
Bash
Microsoft Word
Terrain Modeling
Terratools Database Generation System
Photoshop
Ac3D 3D Modeling Tool
Awk
Lidar
3D Modeling
Gis
Arcmap
Arcview
Geospatial Data
Image Editing
Debugging
Computer Hardware
Visio
Microsoft Access
Data Modeling
Adobe Acrobat
Microcode
System Administration
Perl

Publications

Us Patents

Fuzzy Logic Control For Computer Image Generator Load Management

View page
US Patent:
57580286, May 26, 1998
Filed:
Sep 1, 1995
Appl. No.:
8/522870
Inventors:
Carson Kaan - Seattle WA
Annette Janett - Bellevue WA
David Bakeman - Seattle WA
Kent Cauble - Renton WA
Dale Miller - Seattle WA
Assignee:
Lockheed Martin Aerospace Corporation - Bethesda MD
International Classification:
G06F 944
US Classification:
395 51
Abstract:
A fuzzy logic load management controller for use with a computer image generator. The load management controller is used use with a computer image generator having a plurality of inputs and a plurality of outputs, and includes an adder that couples inputs to the image generator. The load management controller comprises a fuzzy logic controller disposed in a feedback loop between the output of the image generator and the adder. The load management controller includes a fuzzy logic inference engine, a set of membership functions coupled to the inference engine, and a rules database coupled to the inference engine that includes a set of if-then rules that specify the response of the fuzzy logic controller to inputs applied thereto. The fuzzy logic controller provides for load management of the image generator that gracefully degrades a viewed scene, keeps the image update rate constant, and renders important objects in the viewed scene.

Image Generator Architecture Employing Tri-Level Fixed Interleave Processing And Distribution Buses

View page
US Patent:
54936438, Feb 20, 1996
Filed:
May 3, 1994
Appl. No.:
8/237286
Inventors:
Brian T. Soderberg - Woodinville WA
Dale D. Miller - Seattle WA
Douglas Pheil - Redmond WA
Kent Cauble - Renton WA
Mark N. Heinen - Issaquah WA
Mark L. Kenworthy - Duvall WA
Assignee:
Loral Aerospace Corp. - New York NY
International Classification:
G06F 1500
US Classification:
395162
Abstract:
An image generator architecture in which tri-level fixed interleave processing provides medium grain parallelism for polygon, tiling, and pixel operations. Input data at each stage are divided into spatially distributed subsets that are interleaved among parallel processors using a fixed, precalculated mapping that minimizes correlation of local scene complexity with any one processor. The present tri-level fixed interleave processing architecture divides a processing task into a pseudo-random, fixed interleaved pattern of regions that are assigned to different processors. Each processor processes many of these randomly located regions. The assignment of processors to regions is a fixed repeating pattern. The highest level of fixed interleave processing is the allocation of fixed-size database regions (area modules) to polygon processors. The next level relates to image sub-region fixed interleave processing.
Kent S Cauble from Renton, WA, age ~75 Get Report