Kamal R Patel

7523430, Apr 21, 2009

Sep 9, 2005

11/222588

Kamal Patel - Campbell CA, US

Altera Corporation - San Jose CA

G06F 17/50

716 10, 716 9, 716 16, 716 17

A logic design system is provided for designing programmable logic device integrated circuits with minimized simultaneous switching noise. The logic design system identifies input-output drivers that are associated with simultaneous switching noise groups by examining a netlist for a circuit design for a programmable logic device. Simultaneous switching noise is minimized by making adjustments to programmable operating parameters for the input-output drivers. The logic design system may make adjustments such as adjustments to programmable drive strengths, programmable slew rates, and programmable on-chip termination resistances. During place and route operations, the logic design system makes placement decisions that help to minimize simultaneous switching noise.

7992119, Aug 2, 2011

Jun 6, 2008

12/134999

Mihail Iotov - San Jose CA, US
Kamal Patel - Campbell CA, US
Michael V. Wenzler - Oakland CA, US

Altera Corporation - San Jose CA

G06F 17/50

716119, 716116, 716118, 716122, 716132

Pin placement legality is verified in real-time in a background to reduce a number of input/output assignment analysis runs during a physical design of a programmable logic device. Edited pin properties are checked quickly in the background against certain rules, and results displayed to a user usually before a new pin is edited. Available and legal positions are found and displayed for a selected pin to reduce errors.

8099694, Jan 17, 2012

Apr 15, 2009

12/424516

Jiunn Wen Chan - Penang, MY
Kamal Patel - Campbell CA, US

Altera Corporation - San Jose CA

G06F 9/45

716103, 716101, 716104, 716106, 716122

In an example embodiment, an EDA program receives input which includes a selection as to an FPGA die and its device package and a selection as to a structured ASIC die and its device package. If the I/O pins on the device package for the FPGA differ from the I/O pins on the device package for the structured ASIC, the EDA program determines a correspondence between the I/O pins on the two device packages (e. g. , by identifying the location of the pads for I/O pins on the structured ASIC die and/or creating a virtual structured ASIC device package whose I/O pins are a superset of the I/O pins on the selected structured ASIC device package), which determination includes checking rules for resource assignments. The EDA program then stores the determined correspondence in a device database where the determined correspondence can be accessed by CAD algorithms.

8443321, May 14, 2013

Jun 11, 2008

12/137407

Joshua David Fender - East York, CA
Kamal Patel - Campbell CA, US
Navid Azizi - Markham, CA
Paul Leventis - Toronto, CA

Altera Corporation - San Jose CA

G06F 17/50

716111, 716115

Methods for determining induced noise on a given victim by a set of aggressor signals are presented, and for identifying the worst case aggressor switching time alignment that causes the worst case victim noise. The method removes circuit analysis pessimism related to simultaneous switching noise (SSN) in a circuit design tool by determining physically impossible combinations of victim-aggressor input/output (I/O) pins in a circuit design and culling out the impossible combinations from the list of possible victim-aggressor combinations. The method further performs a switching window SSN analysis of the circuit design with a common uncertainty removal algorithm taking into consideration the list of possible victim-aggressor combinations, and determines the maximum voltage noise induced on I/O pins of the circuit design. The results of the noise analysis are displayed to the user.