Search

Jonathan Morrison Phones & Addresses

  • Wichita, KS
  • Lynnwood, WA
  • 4361 Rock Rd, Derby, KS 67037 (316) 684-3559
  • 4439 S Rock Rd, Derby, KS 67037 (316) 655-0912
  • Nashville, GA
  • Andover, KS
  • Douglass, KS
  • Atlanta, KS
  • 4361 S Rock Rd, Derby, KS 67037 (316) 390-9318

Work

Address: 502 High Street Suite 111, Port Orchard, WA 98366 Specialities: Criminal Defense - 100%

Education

Degree: JD - Juris Doctor School / High School: Seattle University

Ranks

Licence: Washington - Active Date: 2001

Professional Records

Lawyers & Attorneys

Jonathan Morrison Photo 1

Jonathan Morrison, Port Orchard WA - Lawyer

View page
Address:
502 High Street Suite 111, Port Orchard, WA 98366
(360) 621-8766 (Office)
Licenses:
Washington - Active 2001
Experience:
Attorney at Law Office of Jonathan Morrison - 2001-present
Education:
Seattle University
Degree - JD - Juris Doctor - Law
Graduated - 2000
Specialties:
Criminal Defense - 100%
Languages:
English
Jonathan Morrison Photo 2

Jonathan Morrison - Lawyer

View page
ISLN:
1000018830
Admitted:
2005
University:
Notre Dame Law School; Notre Dame IN; Univ of Pittsburgh; Pittsburgh PA
Jonathan Morrison Photo 3

Jonathan Morrison, Port Orchard WA - Lawyer

View page
Office:
1014 Bay Street, Suite 4, Port Orchard, WA
Specialties:
Criminal Law
Drugs and Narcotics
Felonies
Misdemeanors
Assault and Battery
Burglary
Capital Offenses
Criminal Defense
Criminal Fraud
Criminal Investigation
Criminal Prosecution
Drivers License Suspension
Driving While Intoxicated
DUI/DWI
Electronic Surveillance
Expungements
Extortion
Extradition
Federal Criminal Law
Forgery
Hit and Run
Homicide
Mail Fraud
Malicious Prosecution
Manslaughter
Money Laundering
Murder
Parole and Probation
Search and Seizure
Sex Crimes
Sexual Assault
Shoplifting
Stalking
Theft
Traffic Violations
Vehicular Homicide
Weapons Charges
Wire Fraud
ISLN:
916591647
Admitted:
2000
University:
Seattle University, B.A.
Law School:
Seattle University, J.D.
Jonathan Morrison Photo 4

Jonathan Morrison, Port Orchard WA - Lawyer

View page
Address:
729 Prospect St, Port Orchard, WA 98366
Phone:
(360) 895-3353 (Phone), (360) 895-3383 (Fax)
Experience:
24 years
Specialties:
Criminal Law
Jurisdiction:
Washington (2001)
Memberships:
Washington State Bar (2001)

Resumes

Resumes

Jonathan Morrison Photo 5

Jonathan Morrison

View page
Industry:
Wholesale
Jonathan Morrison Photo 6

Jonathan Morrison

View page
Jonathan Morrison Photo 7

Jonathan Morrison

View page
Jonathan Morrison Photo 8

Driver Warehouse

View page
Work:

Driver Warehouse
Jonathan Morrison Photo 9

Criminal Defense Attorney At Jonathan R. Morrison, Attorney At Law

View page
Position:
Criminal Defense Attorney at Jonathan R. Morrison, Attorney At Law
Location:
Greater Seattle Area
Industry:
Legal Services
Work:
Jonathan R. Morrison, Attorney At Law
Criminal Defense Attorney
Jonathan Morrison Photo 10

Jonathan Morrison

View page
Location:
Greater Seattle Area
Industry:
Computer Software
Skills:
Win32
SQL Server
Relational Databases
C++
RDBMS
Microsoft SQL Server
Win32 API
Distributed Systems
Software Design
Scalability
Multithreading
C#
Operating Systems
Databases
SQL
.NET
Software Development
Software Engineering
Agile Methodologies
Object Oriented Design
Visual Studio
Algorithms
T-SQL
System Architecture
Architecture
Computer Science
Performance Tuning
Technical Leadership
Design Patterns
Debugging
Software Project Management

Business Records

Name / Title
Company / Classification
Phones & Addresses
Jonathan B. Morrison
Manager
J Morrison Enterprise Tx LLC
Jonathan Morrison
Principal
Friends of Cottage Lake
Membership Organization
18900 NE 168 St, Woodinville, WA 98072

Publications

Us Patents

Blocking Local Sense Synchronization Barrier

View page
US Patent:
7770170, Aug 3, 2010
Filed:
Jul 12, 2005
Appl. No.:
11/180338
Inventors:
John Rector - Redmond WA, US
Jonathan D. Morrison - North Bend WA, US
Neill M. Clift - Kirkland WA, US
Arun U. Kishan - Bellevue WA, US
Assignee:
Microsoft Corporation - Redmond WA
International Classification:
G06F 9/46
G06F 9/45
G06F 13/00
G06F 17/30
US Classification:
718102, 718104, 70799908, 710200, 717100, 717158, 711145, 711149
Abstract:
A blocking local sense synchronization barrier is provided. The local sense variable is not processor private or global, but truly local to the synchronization barrier function. Safe deletion is provided by making sure the last operation a thread performs on a barrier is a write. Just before returning, threads increment a field that indicates the count of threads that have left the barrier. Blocking is supported such that threads spin for some interval, and when they decide to block, examine and set (if not already set) the indication of whether a thread is blocking that is to be examined by the last thread to arrive at the barrier to determine whether to set an event to release blocking threads.

Process Reflection

View page
US Patent:
7908521, Mar 15, 2011
Filed:
Jun 25, 2008
Appl. No.:
12/146438
Inventors:
Baskar Sridharan - Sammamish WA, US
Abdelsalam A. Heddaya - Bellevue WA, US
Jonathan D. Morrison - North Bend WA, US
Mujtaba S. Khambatti - Sammamish WA, US
Anthony J. Lorelli - Kirkland WA, US
Tristan P. K. Schmelcher - Kirkland WA, US
Assignee:
Microsoft Corporation - Redmond WA
International Classification:
G06F 11/00
US Classification:
714 38, 717127
Abstract:
Process reflection techniques are described in which a reflected process is created to facilitate analysis of a process. Events are detected to initiate reflection of a target process. Process reflection of a target process may be initiated by an external process or by the target process itself. A reflected process of the target process is created. In an implementation, data defining the target process is replicated, copied, or otherwise collected from the target process to create the reflected process. Then, analysis may be performed on the reflected process while execution of the target process continues.

Using Asynchronous Changes To Memory To Detect Malware

View page
US Patent:
8065736, Nov 22, 2011
Filed:
Jun 6, 2006
Appl. No.:
11/447462
Inventors:
Neill M. Clift - Kirkland WA, US
Jonathan D. Morrison - North Bend WA, US
Assignee:
Microsoft Corporation - Redmond WA
International Classification:
G06F 12/14
US Classification:
726 24
Abstract:
A system and method for using asynchronous changes to memory to detect malware is disclosed. The technology initially receives a memory buffer location to be evaluated, the memory buffer location possibly having at least a portion of malware therein. The technology then performs a plurality of double fetches to the memory buffer location. The technology additionally compares a plurality of responses to the plurality of double fetches, wherein a plurality of similar responses to the plurality of double fetches indicates the portion of malware is not present and wherein at least two distinct responses to the plurality of double fetches indicates the portion of malware is present.

Memory Cache Management In Xml/Relational Data Mapping

View page
US Patent:
20060085489, Apr 20, 2006
Filed:
Jul 20, 2005
Appl. No.:
11/185310
Inventors:
Dragan Tomic - Redmond WA, US
Shankar Pal - Redmond WA, US
Stanislav Oks - Kirkland WA, US
Jonathan Morrison - Woodinville WA, US
Mark Benvenuto - Seattle WA, US
Assignee:
Microsoft Corporation - Redmond WA
International Classification:
G06F 17/30
US Classification:
707200000
Abstract:
Caching architecture that facilitates translation between schema data and relational structures. A schema translation component consumes schema data (e.g., XML schema data) having a schema structure. The schema structure is shredded into tables. A validation component interfaces to a memory management interface to facilitate loading only the necessary components to perform instance validation. During validation, only parts of the schema that are used are loaded and cached. A schema cache stores the in-memory representation of the schema optimized for instance validation. The schema components are loaded from metadata into the cache memory as read-only objects such that multiple users can use the in-memory objects for validation.

Navigation Approaches For Multi-Dimensional Input

View page
US Patent:
20130222246, Aug 29, 2013
Filed:
Feb 24, 2012
Appl. No.:
13/404213
Inventors:
Douglas Matthew Booms - Seattle WA, US
Parag K. Garg - Woodinville WA, US
Jonathan D. Morrison - North Bend WA, US
Assignee:
Amazon Technologies, Inc. - Reno NV
International Classification:
G06F 3/02
G06F 3/01
US Classification:
345168, 345156
Abstract:
Multi-dimensional gesture input to a computing device can be improved by providing a mechanism to lock or reduce the effects of motion in unintended directions. In one example, a user can navigate in two dimensions, then provide a selection action through motion in a third dimension. If a computing device analyzing the gesture is able to detect the selection action, the device can limit motion outside the corresponding third dimension in order to ensure that the proper selection action is performed. Various thresholds, values, or motions can be used to limit motion in one or more axes for any appropriate purpose as discussed herein.

Virtualizing Audio Decoding Hardware

View page
US Patent:
20170110138, Apr 20, 2017
Filed:
Oct 16, 2015
Appl. No.:
14/885725
Inventors:
- Redmond WA, US
Barry Clayton Bond - Redmond WA, US
Jonathan David Morrison - North Bend WA, US
Robert Binneweg Francis - Woodinville WA, US
Assignee:
MICROSOFT TECHNOLOGY LICENSING, LLC - Redmond WA
International Classification:
G10L 19/16
G06F 12/02
G06F 9/30
G10L 19/002
Abstract:
Systems and methods for virtualizing audio decoding hardware of a guest audio decoder are disclosed. A method may include storing received encoded audio in main memory of a host computing device. An operation to access a register or memory of the audio decoding hardware of the guest audio decoder may be intercepted. The register or memory has an associated address in the main memory of the host computing device. The intercepted operation can include a register WRITE operation, and can be translated into an operation associated with accessing dedicated decoder memory of a host audio decoder of the host computing device.

Navigation Approaches For Multi-Dimensional Input

View page
US Patent:
20160370871, Dec 22, 2016
Filed:
Aug 22, 2016
Appl. No.:
15/243512
Inventors:
- Reno NV, US
Parag K. Garg - Woodinville WA, US
Jonathan D. Morrison - North Bend WA, US
International Classification:
G06F 3/01
G06F 3/0346
G06F 3/03
Abstract:
Multi-dimensional gesture input to a computing device can be improved by providing a mechanism to lock or reduce the effects of motion in unintended directions. In one example, a user can navigate in two dimensions, then provide a selection action through motion in a third dimension. If a computing device analyzing the gesture is able to detect the selection action, the device can limit motion outside the corresponding third dimension in order to ensure that the proper selection action is performed. Various thresholds, values, or motions can be used to limit motion in one or more axes for any appropriate purpose as discussed herein.
Jonathan P Morrison from Wichita, KS, age ~57 Get Report