Search

John Gertas Phones & Addresses

  • 4812 Golfside Dr, Frisco, TX 75035 (972) 335-2159 (972) 987-6992
  • Kingsland, TX
  • McKinney, TX
  • Plano, TX
  • 2508 Larkin Dr, Sun City Center, FL 33573 (813) 634-2135
  • Ruskin, FL
  • Dallas, TX
  • Colton, TX
  • 4812 Golfside Dr, Frisco, TX 75035 (972) 839-9887

Work

Position: Construction and Extraction Occupations

Education

Degree: Graduate or professional degree

Emails

Publications

Us Patents

Ferroelectric Memory Bake For Screening And Repairing Bits

View page
US Patent:
7894284, Feb 22, 2011
Filed:
Jun 30, 2010
Appl. No.:
12/827533
Inventors:
John Anthony Rodriguez - Dallas TX, US
Keith A. Remack - Richardson TX, US
Boku Katsushi - Ibaraki, JP
John Lane Gertas - Frisco TX, US
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
G11C 29/00
US Classification:
365201, 365145, 365149, 365 4913
Abstract:
A method () of identifying failing bits in a ferroelectric memory device including at least one ferroelectric capacitor includes () writing same state data to the first capacitor, and () baking the first capacitor for a first specified period of time at a first selected temperature. A same state read () is performed on the first capacitor after the baking. Based on the results from the same state read, it is determined whether an error occurred. The first specified period of time can be from 10 minutes to 2 hours and the first selected temperature can be in a range from 85 C. to 150 C. A repair can be performed () to corrected detected errors. A related method () can detect imprinted bits using a same state write (), followed by a relatively high temperature bake (), then a same state read (). An opposite state date write () is performed followed by a relatively low temperature bake (), and then an opposite state data read () to identify opposite state error or imprint.

Ferroelectric Memory Brake For Screening And Repairing Bits

View page
US Patent:
20090316469, Dec 24, 2009
Filed:
Jun 19, 2008
Appl. No.:
12/142568
Inventors:
John Anthony Rodriguez - Dallas TX, US
Keith A. Remack - Richardson TX, US
Boku Katsushi - Ibaraki, JP
John Lane Gertas - Frisco TX, US
International Classification:
G11C 11/22
G11C 11/24
G11C 29/00
US Classification:
365145, 365149, 365201, 365200
Abstract:
A method () of identifying failing bits in a ferroelectric memory device including at least one ferroelectric capacitor includes () writing same state data to the first capacitor, and () baking the first capacitor for a first specified period of time at a first selected temperature. A same state read () is performed on the first capacitor after the baking. Based on the results from the same state read, it is determined whether an error occurred. The first specified period of time can be from 10 minutes to 2 hours and the first selected temperature can be in a range from 85 C. to 150 C. A repair can be performed () to corrected detected errors. A related method () can detect imprinted bits using a same state write (), followed by a relatively high temperature bake (), then a same state read (). An opposite state date write () is performed followed by a relatively low temperature bake (), and then an opposite state data read () to identify opposite state error or imprint.
John L Gertas from Frisco, TX, age ~63 Get Report