Inventors:
Howard C. Kirsch - Emmaus PA
James H. Stefany - Asbury NJ
Assignee:
AT&T Bell Laboratories - Murray Hill NJ
International Classification:
H02M 318
H03K 502
Abstract:
An integrated circuit comprises a node that is boosted by one or more boost capacitors depending on the level of the power supply voltage. When the level is below a given threshold, a first booster capacitor is activated. Additional boost capacitors may be provided for activation at still lower thresholds. The boost capacitors are deactivated when the power supply level exceeds the corresponding thresholds. In this manner, a more constant boosted voltage is obtained. This provides for an adequate boosted voltage at low power supply levels, while avoiding excessive boost at high power supply voltages that could damage devices. The technique may be used for boosted row conductors in dynamic random access memories, among other applications.