Hsuanyu Y Pan

20170187401, Jun 29, 2017

Feb 15, 2017

15/433964

- DETROIT MI, US
EMILIO A. SOVERO - THOUSAND OAKS CA, US
MOHIUDDIN AHMED - MOORPARK CA, US
CYNTHIA D. BARINGER - PIEDMONT CA, US
JAMES CHINGWEI LI - SIMI VALLEY CA, US
YEN-CHENG KUAN - LOS ANGELES CA, US
HSUANYU PAN - LOS ANGELES CA, US

H04B 1/04

A cellular radio architecture that includes an RF transmitter having a digital signal processor, a digital-to-analog converter (DAC) module that converts digital bits from the processor to an analog signal, a tunable bandpass filter that removes frequencies in the analog signal outside of a frequency band of interest, and a power amplifier that amplifies the filtered analog signal. The architecture also includes a calibration feedback device that receives the amplified analog signal and provides a feedback signal to the processor for calibrating the digital signal to provide amplified amplifier pre-distortion. The processor employs a noise-shaping operation to shape the analog signal from the DAC to remove quantization noise in an immediate vicinity of the signal to improve signal-to-noise ratio, performs an infinite impulse response process to lower a noise floor in the analog signal, and provides pre-distortion of the digital signal to compensate for non-linearties of the power amplifier.

20170187406, Jun 29, 2017

Feb 15, 2017

15/434000

- DETROIT MI, US
YEN-CHENG KUAN - LOS ANGELES CA, US
CYNTHIA D. BARINGER - PIEDMONT CA, US
MOHIUDDIN AHMED - MOORPARK CA, US
JAMES CHINGWEI LI - SIMI VALLEY CA, US
HSUANYU PAN - LOS ANGELES CA, US
EMILIO A. SOVERO - THOUSAND OAKS CA, US

H04B 1/10

A cellular radio architecture that includes a receiver module having a delta-sigma modulator that converts analog signals to digital signals and a Fast-Fourier transform (FFT) circuit that converts the digital signals to frequency spectrum signals. The architecture also includes a moving average circuit that smoothes out the frequency spectrum signals by applying a moving average to the signals. The architecture further includes a differentiator circuit that differentiates the frequency spectrum signals to make the signals linear, and a minimum finding circuit that converts the differentiated frequency spectrum signals into positive values for frequencies above a notch frequency in the differentiated signals and negative values for frequencies below the notch frequency in the differentiated signals. A transition between the positive and negative values is compared to a desired notch frequency value, and if the difference is greater than a predetermined threshold, an adaptive control circuit calibrates the modulator.

20170187414, Jun 29, 2017

Feb 15, 2017

15/433928

- DETROIT MI, US
Cynthia D. Baringer - Piedmont CA, US
Mohiuddin Ahmed - Moorpark CA, US
James Chingwei Li - Simi Valley CA, US
Yen-Cheng Kuan - Los Angeles CA, US
Hsuanyu Pan - Los Angeles CA, US
Emilio A. Sovero - Thousand Oaks CA, US

H04B 1/40
H04B 1/3822

A cellular radio architecture that includes a receiver module having a delta-sigma modulator that includes a plurality of gm cells configured in stages, where each stage includes at least two gm cells and an LC filter circuit. The gm cells in each stage can be controlled to be active or inactive to convert, for example, the modulator from a fourth order modulator to a second order modulator to reduce power dissipation. Further, the gm cells can be controlled to optimize a dynamic range of the modulator and to redirect current from inactive cells to active cells in order to optimize power consumption.

20170163295, Jun 8, 2017

Feb 15, 2017

15/433991

- DETROIT MI, US
MOHIUDDIN AHMED - MOORPARK CA, US
CYNTHIA D. BARINGER - PIEDMONT CA, US
YEN-CHENG KUAN - LOS ANGELES CA, US
JAMES CHINGWEI LI - SIMI VALLEY CA, US
HSUANYU PAN - LOS ANGELES CA, US
EMILIO A. SOVERO - THOUSAND OAKS CA, US

H04B 1/04
H04B 1/40

A cellular radio architecture that includes a transceiver front-end circuit including an antenna and a switch module having a switching network that directs analog transmit signals to be transmitted to the antenna and receives receive signals from the antenna. The architecture further includes a receiver module having a separate signal channel for each of the signal paths in the multiplexer module, where each signal channel in the receiver module includes a receiver delta-sigma modulator that converts analog receive signals to a representative digital signal. The architecture also includes a transmitter module having a transmitter delta-sigma modulator for converting digital data bits to the transmit signals. The transmitter module includes a tunable bandpass filter and a power amplifier for amplifying the transmit signals before transmitting. The architecture also includes a calibration feedback and switch module that receives the amplified signals from the power amplifier.

20160308551, Oct 20, 2016

Nov 6, 2015

15/103256

- Detroit MI, US
CYNTHIA D. BARINGER - MALIBU CA, US
ANDREW J. MACDONALD - GROSSE POINTE PARK MI, US
MOHIUDDIN AHMED - MOORPARK CA, US
ALBERT E. COSAND - AGOURA HILLS CA, US
JAMES CHINGWEI LI - SIMI VALLEY CA, US
PETER PETRE - OAK PARK CA, US
ZHIWEI A. XU - DAVIS CA, US
YEN-CHENG KUAN - LOS ANGELES CA, US
HSUANYU PAN - LOS ANGELES CA, US
EMILIO A. SOVERO - THOUSAND OAKS CA, US

H03M 1/66
H04B 1/3822
H04B 1/40
H04B 1/04
H04L 1/00

A cellular radio architecture that includes a programmable bandpass sampling radio frequency front-end and an optimized digital baseband. The architecture includes a multiplexer having signal paths that include a bandpass filter that passes a different frequency band than the other bandpass filters and a circulator that provides signal isolation between the transmit signals and the receive signals. The architecture also includes a receiver module having a separate signal channel for each of the signal paths in the multiplexer, where each signal channel in the receiver module includes a receiver delta-sigma modulator that converts analog receive signals to a representative digital signal. The architecture further includes a transmitter module having a transmitter delta-sigma modulator for converting digital data bits to analog transmit signals, where the transmitter module includes a power amplifier and a switch for directing the transmit signals to one of the signal paths in the multiplexer.

20140376683, Dec 25, 2014

Jun 25, 2013

13/926923

- San Diego CA, US
Devavrata Vasant Godbole - Carlsbad CA, US
Hsuanyu Pan - San Diego CA, US

H03K 21/17

377121

A high-speed and low power divider includes a ring of four dynamic latches, an interlocking circuit, and four output inverters. Each latch has a first dynamic node M and a second dynamic node N. The interlocking circuit is coupled to the M nodes. Based on one or more of the M node signals received, the interlocking circuit selectively controls the logic values on one or more of the M modes such that over time, as the divider is clocked, only one of the signals on the N nodes is low at a given time. The output inverters generate inverted versions of the N node signals that are output from the divider as low phase noise 25% duty cycle output signals I, IB, Q and QB. In one specific example, each latch has eight transistors and no more than eight transistors. The divider recovers quickly and automatically from erroneous state disturbances.