Search

Geoffrey R Barrows

from Kyle, TX
Age ~47
Get Report
Also known as:
Jeff Barrows, Geoffrey Barrow
Phone and address:
221 Sweet Gum, Uhland, TX 78640
(507) 288-4012
Related to:
Robert L StevensonWilliam C Stevenson, 89Christopher J Rask, 48Mary C Barrows, 79Eugene R Barrows, 83Diana L Stevenson, 58Christina Stevenson, 59
Connected to:
Alan L Barrows, 47Albert E Barrows, 78Amber L Barrows, 47Angie M Barrows, 68Beth E Barrows, 38Bettye L Barrows, 80Brianna Barrows, 34Chad Barrows, 41Colleen J Barrows, 68Dan E Barrows, 90

Geoffrey Barrows Phones & Addresses

  • 221 Sweet Gum, Kyle, TX 78640 (507) 288-4012
  • 1820 Terracewood Dr NW, Rochester, MN 55901 (507) 288-4012
  • 1815 36Th St NW, Rochester, MN 55901 (507) 288-4012
  • Platteville, WI
  • 1132 Kellogg St, Green Bay, WI 54303 (920) 499-5053
  • Racine, WI

Work

Company: Arm Oct 1, 2014 Position: Senior standard cell designer

Education

Degree: Masters School / High School: University of Minnesota 2009 to 2011 Specialities: Electrical Engineering, Vlsi Design

Skills

Vlsi • Physical Design • Asic • Digital Circuit Design • Circuit Analysis • Static Timing Analysis • Circuit Design • Semiconductors • Logic Design • Cadence Skill • Logic Synthesis • Timing Closure • Very Large Scale Integration • Soc • Perl • C++ • System Testing • Object Oriented Perl • C/C++ • Tcl Tk

Interests

Cooking • Low Power Circuit Design Techniques • Data Analytics • High Speed • Parallel Computer Architecture • Design Flow Automation • Bicycling • Continuing Education

Industries

Computer Hardware

Resumes

Resumes

Geoffrey Barrows Photo 1

Senior Standard Cell Designer

View page
Location:
Rochester, MN
Industry:
Computer Hardware
Work:
Arm
Senior Standard Cell Designer
Ibm Jul 2003 - Mar 2014
Circuit Design Engineer
Ibm Jul 2001 - Jul 2003
Manufacturing Test Engineer
Education:
University of Minnesota 2009 - 2011
Masters, Electrical Engineering, Vlsi Design University of Wisconsin - Platteville 1996 - 2001
Bachelors, Physics, Engineering
Skills:
Vlsi
Physical Design
Asic
Digital Circuit Design
Circuit Analysis
Static Timing Analysis
Circuit Design
Semiconductors
Logic Design
Cadence Skill
Logic Synthesis
Timing Closure
Very Large Scale Integration
Soc
Perl
C++
System Testing
Object Oriented Perl
C/C++
Tcl Tk
Interests:
Cooking
Low Power Circuit Design Techniques
Data Analytics
High Speed
Parallel Computer Architecture
Design Flow Automation
Bicycling
Continuing Education

Publications

Us Patents

Schematic-Based Layout Migration

View page
US Patent:
20120233576, Sep 13, 2012
Filed:
Mar 9, 2011
Appl. No.:
13/043761
Inventors:
Geoffrey R. Barrows - Rochester MN, US
Derick G. Behrends - Rochester NM, US
William J. Craig - South Burlington VT, US
Michael S. Gray - Fairfax VT, US
Matthew T. Guzowski - Essex Junction VT, US
Kevin W. McCullen - Essex Junction VT, US
Rani Narayan - San Jose CA, US
Robert F. Walker - St. George VT, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 17/50
US Classification:
716103
Abstract:
Method, system, computer, etc., embodiments receive an original integrated circuit design into a computerized device. The methods herein automatically replace at least some of the original cells within the original integrated circuit design with replacement cells using the computerized device. Each of the replacement cells has an initial cell size that is unassociated with any specific design size. The methods herein automatically change the original design size of the integrated circuit design to a changed design size, and automatically individually change the initial cell size of each of the replacement cells to different sizes. At least two different replacement cells are changed from the initial cell size by different size reduction amounts based on different amounts of space required within the changed design size for each of the replacement cells.

Wikipedia References

Geoffrey Barrows Photo 2

Geoffrey Barrows

Control profile
Geoffrey R Barrows from Kyle, TX, age ~47 Get Report