Search

Dmitry Ryzhov

from Mountain View, CA
Age ~58
Get Report
Also known as:
Jessica Ortiz
Connected to:
Richard O Ryzinga, 64Zvi Ryzman, 68Christopher J Ryznal, 55Edward N Ryznar, 83David J Ryzner, 72Robert M Ryzner, 46Chad M Ryzoff, 51Kim I Rzab, 67Sharon M Rzaca, 66Melissa A Rzadecki, 48

Dmitry Ryzhov Phones & Addresses

  • Mountain View, CA

Resumes

Resumes

Dmitry Ryzhov Photo 1

Video Architect

View page
Location:
Mountain View, CA
Industry:
Computer Software
Work:
Intel Corporation
Video Architect
Intel Corporation Oct 2006 - Oct 2008
Project Manager
Intel Corporation Aug 2004 - Oct 2006
Engineering Manager
Mcst Mar 1997 - Aug 2004
Software Engineer, Senior Researcher
Moscow State University Apr 1992 - Mar 1997
Researcher
Education:
Lomonosov Moscow State University (Msu) 1989 - 1992
Doctorates, Doctor of Philosophy, Physics Lomonosov Moscow State University (Msu) 1983 - 1989
Masters, Master of Arts, Physics
Skills:
Audio Compression
Video Compression
H.264
Mp3
Aac
Hevc
Algorithms
Video Processing
Multithreading
Software Engineering
Arm
Image Processing
Intel
C
Debugging
Mpeg2
Soc
Digital Signal Processors
Semiconductors
Software Design
Software Development
Codecs
Firmware
Computer Architecture
Dmitry Ryzhov Photo 2

Dmitry Ryzhov

View page
Dmitry Ryzhov Photo 3

Dmitry Ryzhov

View page
Dmitry Ryzhov Photo 4

Dmitry Ryzhov

View page
Location:
United States

Publications

Us Patents

Encoding Video Using Two-Stage Intra Search

View page
US Patent:
20210084294, Mar 18, 2021
Filed:
Nov 30, 2020
Appl. No.:
17/107258
Inventors:
- Santa Clara CA, US
Zhijun Lei - Portland OR, US
Dmitry E. Ryzhov - Mountain View CA, US
Lidong Xu - Beijing, CN
Satya N. Yedidi - Roseville CA, US
International Classification:
H04N 19/11
H04N 19/533
H04N 19/159
H04N 19/176
H04N 19/88
H04N 19/70
H04N 19/593
H04N 19/33
H04N 19/12
Abstract:
Example apparatus to encode video disclosed herein include an encoder to perform an intra search first stage based on source pixels of a source video frame to determine first intra candidates to predict a block of the source video frame. In disclosed examples, the encoder is also to perform an intra search second stage based on reconstructed pixels of neighboring blocks associated with the first intra candidates to determine a second intra candidate. In disclosed examples, the encoder is further to encode the block of the source video frame based on the second intra candidate.

Modular Motion Estimation Engine For Tree-Based Video

View page
US Patent:
20200314447, Oct 1, 2020
Filed:
Dec 29, 2017
Appl. No.:
16/651641
Inventors:
- Santa Clara CA, US
James M. Holland - Folsom CA, US
Sang-Hee Lee - San Jose CA, US
Atthar H. Mohammed - Folsom CA, US
Dmitry E. Ryzhov - Mountain View CA, US
Jason Tanner - Folsom CA, US
Lidong Xu - Beijing, CN
Wenhao Zhang - Beijing, CN
Assignee:
INTEL CORPORATION - Santa Clara CA
International Classification:
H04N 19/577
H04N 19/567
H04N 19/513
Abstract:
An embodiment of a semiconductor package apparatus may include technology to determine a residual error based on coding unit information, and determine a candidate coding unit and an associated rate distortion cost based on the residual error. An embodiment may additionally or alternatively include technology to partition a first coding unit into two or more smaller coding units based on a partition message, accelerate processing of at least one of the two or more smaller coding units, and estimate motion fora frame based at least partially on results of the accelerated processing. Other embodiments are disclosed and claimed.

Encoding Video Using Two-Stage Intra Search

View page
US Patent:
20190297344, Sep 26, 2019
Filed:
Jun 13, 2019
Appl. No.:
16/440159
Inventors:
- Santa Clara CA, US
Zhijun Lei - Portland OR, US
Dmitry E. Ryzhov - Mountain View CA, US
Lidong Xu - Beijing, CN
Satya N. Yedidi - Roseville CA, US
Assignee:
INTEL CORPORATION - Santa Clara CA
International Classification:
H04N 19/533
H04N 19/159
H04N 19/60
H04N 19/88
H04N 19/70
H04N 19/176
Abstract:
An example system includes a processor to execute an intra search first stage on a video frame to generate intra candidates. The processor is to execute an intra search second stage on the intra candidates to generate a final intra candidate and residuals. The processor is to also execute a final mode decision and generate reconstructed pixels based on the final intra candidate and the residuals.

Encoding Video Using Palette Prediction And Intra-Block Copy

View page
US Patent:
20190261001, Aug 22, 2019
Filed:
May 1, 2019
Appl. No.:
16/400882
Inventors:
- Santa Clara CA, US
Dmitry E. Ryzhov - Mountain View CA, US
Lidong Xu - Beijing, CN
Satya N. Yedidi - Roseville CA, US
Wenhao Zhang - Beijing, CN
Assignee:
INTEL CORPORATION - Santa Clara CA
International Classification:
H04N 19/147
H04N 19/176
H04N 19/105
H04N 19/124
H04N 19/567
Abstract:
A system for video encoding is described herein. The system includes a processor to execute a multi-pass palette search and mapping on a video frame to generate palette candidates. The processor is to execute an intra block copy prediction on the video frame to generate intra-block-copy candidates. The processor is to also calculate a rate distortion optimization (RDO) cost for a set of generated residuals, the palette candidates, and the intra-block-copy candidates. The processor is to further also execute a final mode decision based on a comparison of the rate distortion optimization (RDO) costs.

Adaptive Video Deblocking

View page
US Patent:
20190116358, Apr 18, 2019
Filed:
Oct 16, 2017
Appl. No.:
15/784446
Inventors:
- Santa Clara CA, US
Sang-Hee LEE - San Jose CA, US
Dmitry RYZHOV - Mountain View CA, US
International Classification:
H04N 19/117
H04N 19/172
H04N 19/174
H04N 19/136
Abstract:
Techniques related to adaptive video deblocking for video coding are discussed. Such techniques may include selecting a deblock filter strength threshold offset based on a picture or slice level quantization parameter being within a particular zone of multiple zones of a range of available quantization parameters such that each zone has a preselected deblock filter strength threshold offset corresponding thereto.

Constrained Directional Enhancement Filter Selection For Video Coding

View page
US Patent:
20190045186, Feb 7, 2019
Filed:
May 31, 2018
Appl. No.:
15/994017
Inventors:
- Santa Clara CA, US
Sang-hee Lee - San Jose CA, US
Zhijun Lei - Portland OR, US
Dmitry Ryzhov - Mountain View CA, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
H04N 19/117
H04N 19/124
H04N 19/86
H04N 19/172
Abstract:
Techniques related to selecting constrained directional enhancement filters for video coding are discussed. Such techniques may include selecting subset of constrained directional enhancement filters for use by a frame based on a frame level quantization parameter of the frame such that only the subset is used for filtering the frame.

Techniques For Hardware Video Encoding

View page
US Patent:
20190037227, Jan 31, 2019
Filed:
Jul 28, 2017
Appl. No.:
15/663134
Inventors:
- Santa Clara CA, US
Lidong Xu - Beijing, CN
Fangwen Fu - Folsom CA, US
Dmitry E. Ryzhov - Mountain View CA, US
Satya N. Yedidi - Roseville CA, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
H04N 19/43
H04N 19/53
H04N 19/567
H04N 19/115
H04N 19/61
H04N 19/126
H04N 19/96
H04N 19/192
H04N 19/557
Abstract:
An apparatus of video encoding is described herein. The apparatus includes an encoder and a hardware bit packing unit. The encoder includes a fixed function hierarchical motion estimation search unit, fixed function integer motion estimation search units, and a fixed function check and refinement unit. The check and refinement unit is to generate residuals using nested loops based on at least one spatial domain prediction and at least one frequency domain prediction and perform a final mode decision based on rate distortion optimization (RDO) costs associated with the generated residuals. The hardware bit packing unit is to pack bits as coded according to the final mode decision into a data format.

Sample Adaptive Offset Coding

View page
US Patent:
20160366413, Dec 15, 2016
Filed:
Jun 12, 2015
Appl. No.:
14/737790
Inventors:
- Santa Clara CA, US
Sang-Hee Lee - Santa Clara CA, US
Dmitry E. Ryzhov - Mountain View CA, US
International Classification:
H04N 19/132
H04N 19/124
H04N 19/577
H04N 19/139
H04N 19/13
H04N 19/196
H04N 19/52
H04N 19/179
H04N 19/142
H04N 19/114
H04N 19/177
Abstract:
Techniques related to video coding with sample adaptive offset coding are discussed. Such techniques may include setting a sample adaptive offset coding flag for a picture of a group of pictures based at least in part on a comparison of an available coding bit limit of the picture to a first threshold and a quantization parameter of the picture to a second threshold. In some examples, such techniques may also include setting the sample adaptive offset coding flag based on a coding structure associated with coding the group of pictures.
Control profile
Dmitry Ryzhov from Mountain View, CA, age ~58 Get Report