Search

Cynthia M Allison

from Georgetown, TX
Age ~47

Cynthia Allison Phones & Addresses

  • Georgetown, TX
  • Anahuac, TX
  • Doss, TX
  • Bertram, TX
  • Cedar Park, TX
  • Aurora, CO
  • Austin, TX
  • Parker, CO

Education

Degree: Doctor of Jurisprudence/Juris Doctor (J.D.) School / High School: St. Marys University School of Law

Ranks

Licence: Texas - Eligible To Practice In Texas Date: 1987

Professional Records

Lawyers & Attorneys

Cynthia Allison Photo 1

Cynthia Satel Allison - Lawyer

View page
Licenses:
Texas - Eligible To Practice In Texas 1987
Education:
St. Marys University School of Law
Degree - Doctor of Jurisprudence/Juris Doctor (J.D.)
Graduated - 1987
St. Marys University School of Law
Degree - Doctor of Jurisprudence/Juris Doctor (J.D.)
Graduated - 1987

License Records

Cynthia Roberta Allison

License #:
4704228694 - Expired
Category:
Nursing
Issued Date:
Feb 13, 2001
Expiration Date:
Feb 13, 2002
Type:
RN - Temporary

Business Records

Name / Title
Company / Classification
Phones & Addresses
Cynthia Allison
Director
CAPITOL AREA YOUTH SOCCER ASSOCIATION
PO Box 352, Manor, TX 78653

Publications

Us Patents

Primitive Re-Ordering Between World-Space And Screen-Space Pipelines With Buffer Limited Processing

View page
US Patent:
20140118381, May 1, 2014
Filed:
Sep 10, 2013
Appl. No.:
14/023309
Inventors:
- Santa Clara CA, US
Robert OHANNESSIAN - Austin TX, US
Cynthia ALLISON - Madison AL, US
Dale L. KIRKLAND - Madison AL, US
Assignee:
NVIDIA CORPORATION - Santa Clara CA
International Classification:
G06T 1/60
US Classification:
345557
Abstract:
One embodiment of the present invention includes approaches for processing graphics primitives associated with cache tiles when rendering an image. A set of graphics primitives associated with a first render target configuration is received from a first portion of a graphics processing pipeline, and the set of graphics primitives is stored in a memory. A condition is detected indicating that the set of graphics primitives is ready for processing, and a cache tile is selected that intersects at least one graphics primitive in the set of graphics primitives. At least one graphics primitive in the set of graphics primitives that intersects the cache tile is transmitted to a second portion of the graphics processing pipeline for processing. One advantage of the disclosed embodiments is that graphics primitives and associated data are more likely to remain stored on-chip during cache tile rendering, thereby reducing power consumption and improving rendering performance.
Cynthia M Allison from Georgetown, TX, age ~47 Get Report