Search

Cheryl Herdey Phones & Addresses

  • 2025 Columbus Way, Vista, CA 92081
  • Fitchburg, WI
  • Carlsbad, CA
  • San Diego, CA
  • 132 Via Solaro, Encinitas, CA 92024 (760) 635-2645
  • Essex Junction, VT
  • Madison, WI
  • Pine River, MN
  • Colchester, VT
  • 132 Via Solaro, Encinitas, CA 92024 (760) 902-2464

Work

Position: Production Occupations

Education

Degree: Associate degree or higher

Resumes

Resumes

Cheryl Herdey Photo 1

Cheryl Herdey

View page
Location:
2025 Columbus Way, Vista, CA 92081
Industry:
Medical Devices
Work:
Synopsys Dec 2002 - Nov 2009
Staff FAE

IBM Mar 2001 - Jun 2002
Engineer

IBM Mircroelectronics Jun 1996 - Feb 2001
Design Engineer
Education:
University of Wisconsin-Madison 1993 - 1996
Masters, Electrical Engineering
University of Minnesota-Morris 1988 - 1993
Bachelors, Physics, Mathematics, Music
University of California, San Diego 2010
Skills:
Project Management
Semiconductors
Pmp
Management
Eda
Leadership
Embedded Systems
Engineering Management
Team Leadership
Electrical Engineering
Electronics
Asic
Embedded Software
Rf
Soc
Product Management
Cross Functional Team Leadership
Analog Circuit Design
Ic
Mixed Signal
Medical Devices
System Design
Integration
Problem Solving
Simulations
Systems Engineering
Rf Devices
Wireless
Languages:
English
Certifications:
Project Management Professional
Cheryl Herdey Photo 2

Cheryl Herdey

View page

Publications

Us Patents

Fully Integrated Offset Compensation Feedback Circuit

View page
US Patent:
7043206, May 9, 2006
Filed:
Oct 25, 2002
Appl. No.:
10/280991
Inventors:
Cheryl Herdey - Encinitas CA, US
Shane Kaiser - San Diego CA, US
Hung-Chuan Pai - San Diego CA, US
Laurent Perraud - Saint Jeannet, FR
Nicolas Sornin - Nice, FR
Gerald J. Twomey - Escondido CA, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H04B 1/10
H04B 15/00
US Classification:
455 631, 455296, 375350, 327337, 327362, 327363
Abstract:
An offset correction analogic circuit capable of compensating the offset of a digital baseband is described. The circuit comprises analog means to receive an output differential signal issued from a differential signal path. The differential signal path may be a baseband filter as used in digital communication systems. The baseband filter inputs an input differential signal having an offset to be compensated. The output differential signal is fed into an analog integrator to generate a pulsed signal either on a first output line or on a second output line according to the polarity of the output differential signal. The pulsed signal is then integrated into a switched capacitor and a differential compensation offset signal is issued. The frequency of the pulsed signal is preferably proportional to the voltage value of the output differential signal. The compensation offset signal may be summed with the input differential signal into a summing circuit.
Cheryl J Herdey from Vista, CA, age ~54 Get Report