Charles R Hewes

40769607, Feb 28, 1978

Oct 27, 1976

5/735916

Dennis D. Buss - Richardson TX
Charles Robert Hewes - Richardson TX

Texas Instruments Incorporated - Dallas TX

G10L 100

179 1SA

Homomorphic speech processing apparatus utilizing CCD implementation of the CZT algorithm for performing DFT and IDFT operations in extracting representations of formants and/or pitch data from sampled speech inputs. Embodiments also are described for performing the DFT and IDFT operations (a) by generating n-transforms and averaging the result and (b) for performing a sliding CZT transform. In a further embodiment, a smoothed spectrum of vocal tract data is obtained using a CCD filter with a low pass response. The CCD implementation includes transversal filters employing split-electrode signal amplitude weighting.

42187524, Aug 19, 1980

Apr 11, 1978

5/895415

Charles R. Hewes - Richardson TX
Dale J. Mayer - Dallas TX

Texas Instruments Incorporated - Dallas TX

G06G 716
H03K 5159

364825

A one bit by N correlation digitally programmable filter comprising a multi-phase charge-transfer shift register whose phase are selectively clocked to achieve the programming. One phase is coupled to an integrator circuit that generates an output voltage proportional to the sum of the charged packets transferred. The clocking cycle is repeated sequentially to generate other selected summations. A plurality of correlators are utilized in parallel to perform an M bit by N correlation.

41187954, Oct 3, 1978

Aug 27, 1976

5/718243

Robert Charles Frye - Brighton MA
Alan Harry Katz - New Orleans LA
Charles Robert Hewes - Dallas TX

Texas Instruments Incorporated - Dallas TX

G11C 2100
G11C 700
G11C 1134

365222

Insulated gate field effect transistor charge regenerator amplifiers respectively cross-couple the output regions of a pair of two-phase CCD structures with the input regions of those structures. Each amplifier senses the level of binary data charge packets from the output region of one of the shift register structures and in response thereto applies a regenerated and inverted binary data charge packet to the input region of the other shift register structure. One of the amplifiers includes logic gating for inputting and outputting data into and from the shift register structure. A charge regenerator for a two-phase CCD structure comprising first and second shift registers. The charge regenerator comprises a source follower amplifier including a driver transistor, a load transistor and a positive feedback transistor connected between the gate and source of the driver transistor. The gate of the driver transistor is precharged to a predetermined level prior to sensing of the output region charge level and the regenerator inserts into the input region a charge packet corresponding to the data level sensed at the output region, without inversion.

40717755, Jan 31, 1978

Apr 2, 1976

5/672939

Charles Robert Hewes - Dallas TX

Texas Instruments Incorporated - Dallas TX

G11C 1928
H01L 2978
H03H 728

307221D

A charge coupled amplifier wherein an output voltage proportional to the difference between two input voltages is achieved through use of different value capacitances associated with the signal input and signal output structures of the amplifier. The input capacitance is defined in one embodiment using a doped substrate region beneath a biased electrode located between the signal input gates. In a modified structure, increased area input gate electrodes are used to define the input capacitance. A CCD transversal filter employing split electrode tap weighting which together with associated charge coupled input and output amplifiers form part of a single semiconductor chip.

43366139, Jun 22, 1982

Jun 30, 1977

5/811657

Charles R. Hewes - Dallas TX

Texas Instruments Incorporated - Dallas TX

H04L 2710

375 9

A Modem utilizing process technology compatible CCD and IGFET circuits and sub-systems incorporated on a single I. C. chip. CCD transversal filters are employed as bandpass filters, being tuned for different modes of operation by adjustment of the clock frequency. The bandpass filters are operated in conjunction with a charge amplifier to remove d. c. offset from the analog output of the filters. The demodulator section of the Modem also incorporates low-pass filter employing switched resistors. The modulator section includes waveform generators based on a digital-to-analog converter including switched capacitors having values selected such that a sine wave having minimal distortion is generated when switched in proper sequence. Provision is made for digital inputs to control the frequency and amplitude of the sine wave output. The Modem can be operated under control of a microprocessor.

41123727, Sep 5, 1978

Jan 11, 1977

5/758520

Jerry D. Holmes - Dallas TX
Charles R. Johnson - Garland TX
Allen S. Jones - Dallas TX
Charles R. Hewes - Richardson TX

Texas Instruments Incorporated - Dallas TX

H04L 100

325321

An improved spread spectrum communication system having a transmitter subsystem and a receiver subsystem is disclosed. The transmitter subsystem comprises a data source of 50 bps rate which is modulo-2 added to a C/A (clear/acquisition) code of 1,023K chips/sec in an EXCLUSIVE OR gate, phase modulated on a carrier signal at about 154 f. sub. o where f. sub. o = 10. 23 MHz in a phase shift keying modulator and transmitted. The receiver subsystem comprises an antenna for receiving the phase modulated signal, a plurality of filter/amplifier mixer stages for reducing the phase modulated signal to baseband, an in-phase CCD matched filter channel and a quadrature phase CCD matched filter channel for determining the presence of the C/A code and the phase of the incoming C/A code for synchronizing a replica of the C/A code with the incoming C/A code, a mixer for beating the replica C/A code signal with the C/A code signal, a Costas loop for automatic phase control, a sampler for sampling the baseband signal, an integrator for integrating the sampled signals, and a clocked comparator for comparing the integrated signals with a zero voltage at a 50Hz rate to demodulate the data code. Two embodiments of the CCD matched filter are disclosed. The first comprises a CCD having a length equal to five times the number of stages for each period of the C/A code.