Alejandro F Gonzalez

20190340141, Nov 7, 2019

May 1, 2018

15/967823

- San Jose CA, US
Andy Zhang - San Jose CA, US
Wen Jie Meng - San Jose CA, US
Chenxiao Ren - Fremont CA, US
Alejandro F. Gonzalez - Johns Creek GA, US

G06F 13/16
G06F 3/06
G06F 1/10

An apparatus including a host interface and a registered clock driver interface. The host interface may be configured to receive an enable command from a host. The registered clock driver interface may be configured to perform power management for a dual in-line memory module, generate data for the dual in-line memory module, communicate the data, receive a clock signal and communicate an interrupt signal. The registered clock driver interface may be disabled at power on. The registered clock driver interface may be enabled by in response to the enable command. The apparatus may be implemented as a component on the dual in-line memory module.

20190340142, Nov 7, 2019

May 1, 2018

15/968111

- San Jose CA, US
Andy Zhang - San Jose CA, US
Wen Jie Meng - San Jose CA, US
Chenxiao Ren - Fremont CA, US
Alejandro F. Gonzalez - Johns Creek GA, US

G06F 13/16
G06F 13/24
G06F 3/06
G06F 1/10

An apparatus including a host interface and a power management interface. The host interface may be configured to receive control words from a host. The power management interface may be configured to (i) enable the host to read/write data from/to a power management circuit of a dual in-line memory module, (ii) communicate the data, (iii) generate a clock signal and (iv) communicate an interrupt signal. The power management interface is disabled at power on. The apparatus is configured to (i) decode the control words, (ii) enable the power management interface when the control words provide an enable command and (iii) perform a response to the interrupt signal. The clock signal may operate independently from a host clock.